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High-perfonnance, high-frequency operational transconductance amplifiers
(OTAs) are very important elements in the design of high-frequency continuous-time
integrated analog signal processing circuits, because resistors, inductors, integrators,
mutatorκ buffers, multipliers, and filters can be built by OTAs and capacitors. The criti-
cal considerations for OTA design are linearity, tuning, frequency response, output
impedance, power supply rejection (PSR) and common-mode rejection (CMR).
For linearity considerations, two different methods are proposed. One uses
cross-coupled pairs (CMOS or NMOS), producing OTAs with very high linearity but
either the input range is relatively small or the CMR to asymmetrical inputs is poor.
Another employs multiple differential pairs (current addition or subtraction), producing
OTAs with high linearity over a very large input range. So, there are tradeoffs among
the critical considerations. For different applications, different OTAs should be
selected.
For consideration of frequency response, the first reported GaAs OTA was
designed for achieving very-high-frequency perfonnance, instead of using AC compen-
sation techniques. GaAs is one of the fastest available technologies, but it was new and
2less mature than silicon when we started the design in 1989. So, there were several
issues, such as low output impedance, no P-channel devices, and Schottky clamp. To
overcome these problems, new techniques are proposed, and the designed OTA has
comparable perfonnance to a CMOS OTA.
For PSR and CMR considerations, a fully balanced circuit structure is employed
with a common-mode feedback (CMF) circuit used to stabilize the DC output voltages.
To reduce the interaction of the operation of CMF and tuning of OTAs, three improved
versions of the CMF circuits used in operational amplifiers are proposed.
With the designed OTAs, a I GHz GaAs inductor with small parasitics is
designed using the proposed procedure to reduce high-frequency effects. Two CMOS
high-order, high-frequency filters are designed: one in cascade structure and one in LC
ladder fonn. Also, a 200 MHz third-order elliptic GaAs filter is designed with special
consideration of very-high-frequency parasitics.
All circuits were fabricated and measured. The experimental results were used
to verify the designs.
ACKNOWLEDGEMENT
I consider myself very fortunate to be the first Ph. D. student of Prof. Rolf Schau-
mann at Portland State U:피，veπity. He has near twenty y，앓rs’ teaching and research
experience at the University ofMinnesota and is a leader in the field of the design of ana-
log integrated signal processing circuits. With his guidance, advice, suggestions, count-
less discussions, and encouragement, the success of this dissertation bec뻐Ie σue. Also,
affected by his contributions and academic spirit, I came to work harder and harder, and
had the opportunity to publish 16 papers in international journals and conferences for this
research and obtained 4 awards.
lowe special thanks to Prof. Marek Perkowski who is the first person teaching me
how to do research 없Id encouraging me to work hard. Special th뻐ks also to Profs. Mal~
gorzata Chrzanowska-Jeske and Pavel Sm렌，ek for their important and useful suggestions
to my Ph.D program.
I also feelluck:y to have Dr. Stewart Taylor as my Ph. D. dissertation committee
member. He has over ten years' design experience at Tektronix Inc. and TriQuint Sem-
iconductor, Inc. He let me have a chance to learn what is interesting to industry and how
to combine theory and practice. He 뻐so taught me many design s:암lIs with GaAs tech-
nology, and laid out and fabricated my GaAs OTA in TriQuint’s fabrication process
without charge.
Besides my Ph. D. dissertation committee mem뾰rs， I am also truly appreciative
of Mr. Paul Latham,· Design Section Head in Allegro Microsystems, Inc., for his
numerous suggestions to one of my CMOS OTAs and filter designs and their free fabri-
cation. Grateful appreciation is 외so due to Prof. Robert Daasch for his help with layout
IV
design and fabrication of the 뎌π띠ts in the MOSIS process. For chip measurement, I
would like to thank Mr. Tom Kautzman 뻐d Profs. Richard Tymerski and Paul Van
Halen for their support with the equip뾰nt.
For financial support that allowed me to complete this dissertation, I would like to
acknowledge Tektronix, Inc., for the "Tekσunix Followship", Portland State University
for a Reseaπh Assistantship from lithe Faculty Development FundI! and a Teaching
Assistantship, and Top-Vu Technology, Inc., for a consultant job.
A very speci외 thanks to my wife, LUi Yan, for her long-time suppoπ ， without
which the completion of this dissertation would be impossible. Her help on the figures for
this dissertation and other papers is greatly appreciated. Also, special thanks and respect
to Ms. Shirley Clark for her adminisσative support and spec퍼I help.
Finally, lowe thanks to Mr. Joseph Schutz and Mr. Sudarshan Kumar from Intel
Corp. for their understanding and support to finish this dissertation.
TABLE OF CONTENTS
PAGE
ACKNOWLEDGEMENTS …... …·…... ….. ….. … … …................... iii
LIST OF TABLES …… …......................... ix
LIST OF FIGURES … …… … … … x
CHAPTER
I INTRODUC’fION … …................. 1
n HIGH-LINEARITY CMOS OTAs … … …........ 14
n.l Basic Principles …… … … ………… …..... 14
IT.l.l ’Transconductor as a Basic Building Block ……....... 14
IT. 1.2 Transconductor Based on a Single MOS핸T…...... 16
IT.l .3 Transconductor Based on Differential P와r……...... 19
IT.l .4 General Overview … … ………................. 21
IT.2 Transconductor Based on Cross-Coupled P려rs 23
IT.2.1 CMOS Cross-Coupled Pairs …… …….......... 23
IT.2.2 NMOS Cross-Coupled P라rs… … …. 32
IT.2.3 Conclusions …..… ………… …·“”… ……... 36
IT.3 Transconductor Based on Multiple Differential P떠rs…........ 44
IT.3.l Basic Principle … ……·… ………..……................ 45
IT.3.2 Practical Design ……·…·… …”…·… 49
IT.3.3 Other Considerations … …....... 57
IT.4 Comp없isons … …............ 64
VI
m DESIGN CONSIDER따10NS FOR COMMON-MODE
FEEDBACK …… … ….. 66
m.1 Basic Principles …..……… …..… …”…·… …… ….. 67
m.2 Improved CMF Circuits … …............................................ 73
m.3 Discussion … … … ……·….............................. 80
IV CMOS CONTINUOUS- ’TIMEIN’TEGR따'EDFILTERS ……......... 83
~1 The Basic Principles …·……..…… …·…… …................. 83
~1.1 Cascade Filter Design …....................... 84
~1.2 LC Ladder Filter Design … …......................... 91
~2 A 20 MHz Third-Order Elliptic CMOS Filter …................... 95
~2.1 Filter Design …… …… …………”…......... 96
IV:2.2 Design Considerations for Frequency Responses 98
IV:2.3 Simulation Results … … …....... 102
~3 A 4 MHz Sixth-Order Bessel CMOS Filter …...................... 107
Iv:3.l Filter Design …… …..…”… ….... 108
IV:3.2 Design Considerations and Simulation Results ….. 112
V ASP CIRCUITS WITH VER￥HIGH-FREQUENCY
RESPONSE …..................................................................................... 118
V: 1 A 7 GHz GaAs OTA …........................................................... 119
V:l.1 Line따ity … ………… ……..... 120
V. l.2 auφut Impedance … …….... 125
'\l:l.3 Tu미ng Capability … ….............. 128
V.l .4 DC levels퍼fter…................................................... 135
'\l:l.5 Common-Mode Feedback Circuit … … …. 136
'\l:l.6 Simulation Results … …............................... 138
'\l:1.7 Other Considerations … …… ……...... 139
V.2 A 1 GHz GaAs Gyrator-C Inductor ….................................. 142
'\l:2.1 Design Considerations for Gyrator-C Inductors … 143
Vll
V.2.2 Practical Design … …...... 148
V.3 A Simulated 200 MHZ GaAs LC Ladder Filter … 150
VI IC PROCESSES AND LAYOUT DESIGNS ………....……............... 153
VI.I Description of IC Processes … … ……............. 154
VI.!.1 MOSIS … … … ….. …............................... 154
VI.l.2 DABIC … ……… ……… … ……................. 155
VI.l.3 QED …… “ ••••…................................................... 158
VI.2 Description of the Layout Tool … …..... 158
VI.3 Design Considerations for Layout …...................................... 160
VI.3.1 Parasitics … … … ….. 160
VI.3.2 Process Tolerances … … …… ……. 166
VI.3.3 Reliability 171
VI.3.4 Design Automation ….............................................. 172
VI.4 Layout Designs … … …............................. 173
VI.4.1 Layout in MOSIS …… ….. 173
VI.4.2 Layout in DABIC ....……......................................... 181
VI.4.3 . Layout in QED ....…................................................ 186
VI.5 Post-Layout Performance Verifications … ….. 189
VII EXPERIMENTAL RESULTS … … ……. 192
VII.l Chip from MOSIS … …·…-……… … … …....... 192
VII.l .I CMOS OTA with Current Addition …................... 192
VII.l.2 CMOS Elliptic Filter… …........................... 195
VII.2 Chip from Allegro Microsystems; Inc ……....... 201
VII.2.1 CMOS OTA with Current Subtraction …............... 201
VII.2.2 CMOS Bessel Filter 202
VII.3 GaAs OTA from TriQuint Semiconductor, Inc. …............... 208
v1l1
VII.4 Conclusions … … … …....... 213
VIII CONCLUSIONS …........................................................... 214
REFERENCES … … ……·…… … …... … … …. 219
APPENDICES
A PROCESS FILES …… … “…................. 239
A.1 MOSIS PARAMETRIC TEST RESULTS ………….............. 240
A.2 πill 없As QED PROCESS PARAMl따'ERS … ….. 243
B PIN ASSIGNMENTS OF CHIPS … … …………... 245
B.1 PIN ASSIGNMENTS FOR MOSIS CHIP ……… ……...... 246
B.2 PIN ASSIGNMENTS FOR DABIC CHIP … …............ 247
B.3 PIN ASSIGNMENTS FOR QED CHIP … ….......... 249
TABLE
I
n
ill
IV
V
LIST OF TABLES
PAGE
Summary of the Comparison of the Different
OTAs Designed in This Chapter …… …… ……..... 65
Summary of the Comparison of Three 'JYpical
CMF Circuits …… …............ 73
Summary of the Comparison of the Different
CMF Circuits …............................................................................. 82
Typical Performance Characteristics of the CMOS
Elliptic Filter ….................................. 200
Experimental Data for the Output Voltages to
the Load Resistors … ……… … …............. 210
LIST OF FIGURES
FIGURE PAGE
1. Transconductor as a Floating Voltage-Controlled Current Source. …...“.. 14
2. Resistors Built by Transconductor. …....………….......••…”……………...…….. 15
3. A Voltage Amplifier (a) and an Integrator (b) Built by Transconductor.. 15
4. A Gyrator (a) and an Inductor (비 Built by Transconductors. … …....... 16
5. A Symbol (a) and a Small-Signal AC Model (b) of an MOSFET. …·……. 17
6. A General Unsymmetrical Differential Pair. …·…… …………”… …..… 20
7. Linear Transconductor Circuit Base on CMOS다oss-Coupled P，떠rs. ..... 24
8. Modified Aπangement of the Transconductor Circuit in Fig. 7. …........... 29
9. Complete Circuit Diagram of the Circuit in Fig. 8 …… 31
10. SPICE Simulation Results for the Circuit in Fig. 9. …… “...................... 32
11. Linear Transconductor Circuit Base on NMOS Cross-Coupled P없rs. ….. 33
12. 깐le Simulation Results for the OTAin Fig. 11. (a) DC Transfer Curves
and(야 Tunability. .. … ……”…·…… …......•.… ….... 37
13. The Simulation Results for the Frequency Responses of the OTA in
Fig.l 1. …........•..........…… …… …… ……·………·……… ….. 38
14. SPICE Simulation Results for the OTA in Fig. 11 with an Asymmetrical
Input Signals: VI =Vin and V2 =O. …...….••..…….....••.••.•.....•…·…............. 40
15. The Simulation Results for the T뼈I Output Current and Transconduc-
tance of the OTA in Fig. 7 with VI =Yin and V2 =O. ……………·…........... 42
16. SPICE Simulation Results for the OTA in Fig. 11 with an Asymmetrical
Input Signals: VI =1.5Vin 뻐d V2=0.5V까 • …… ………·…....... 43
Xl
17. 까le Simulation Results for the Tot떠 Ouφut Current and Transconduc-
tance of the OTA in Fig. 7 with V 1 =1.5Vin 뻐d V2=0.5Vin. … … 44
18. SPICE Simulation Results for the Output Current of a General
Unsymmeσical Differential Pair in Fig. 6. … … …•..•....………..... 48
19. Linear Transconductance Circuit Based on Multiple Differential P외rs. .. 50
20. SPICE Simulation Results for the Transconductances gm It gm2,gm3,and
gm1 +gm2 in the OTA in Fig. 19. … ……… “…·…·…·…….................... 52
21. The Simulation Results for the Circuit in Fig. 19. (a) 까le Transfer Curve
and (b) Linearity Eπor.… … …”……”… …… … …....... 54
22. SPICE Simulation Results for the Transconductances gm It gm2,gm3,and
gm1 +gm2 in the OTA with Current Subtraction. …………… … “.... 56
23. The Simulation Results for the Transfer Cwve and the Transconductance
of the OTA with Current Subtraction. .. ………… “… “.. 58
24. SPICE Simulation Results for OTATuning of the Magnitude of gm by
Varyingι in Fig. 19. (a) Current Addition and (b) Cuπent Subtraction. 59
25. A RC Branch Used for OTA Tuning ofthe Phase of gm; (a) with Passive
Resistor, and (b) with Transistor. (c) SPICE Simulation Results. ….......... 61
26. SPICE Simulation Results for Frequency Responses of the OTA in
Fig. 19 with Tuning. ……… …… ……................. 62
27. 뀌le Simulation Results for Output Impedance of the OTA in Fig. 19
with Tuning. …… … …................................................. 63
28. 끼le ππee Most Common CMF다rcuits Used in Op-Amps. ………..…·… 69
29. SPICE Simulation Results for Common-Mode Output Voltages,Vo+ and
Vo- , with Different Vso. … …·““ … …… … …... 72
30. Circuit Diagram for a Simple F띠ly Differential OTA with a Typical
Common-Mode Feedback Circuit. … …… …. 74
Xli
31. Circuit Diagram for the Improved CMF Circuits Suitable for OTAs with
Tuning; First Choice … ……… …… …”……”…·…·… …....... 76
32. SPICE Simulation Results for Common-Mode Output Voltage,Vo+,of
the OTA with the CMF Circuits <1> in Fig. 30뻐d <2> in Fig. 31. …..... 77
33. Circuit Diagram for the Improved CMF Circuits Suitable for OTAs with
Tuning; Second Choice. .. … … … … … ……............... 79
34. Circuit Diagram for the Improved CMF Circuits Suitable for OTAs with
Tuning; Third Choice. .. …•...............…......•..•...“…·“”““ “ …..... 79
35. The Block Diagram of a Filtering Network (a) and Cascade
Connection (b). … … … …..… “…·…………”““”…·“.. 85
36. The Filter Characteristics of Lowpass (a), Highpass (b), and Bandpass
(c). .. “ “............................ 86
37. The Biquadratic Filters ofTwo-lntegrator Loop (a) and Parallel
RLC (b). … …………..…… ……..…”…................... 88
38. Fully Differential OTA-C Implementations of the Biqua바atic Filters in
Fig. 37a (a) and in Fig. 37b (b). …........................•.……”……·……·………….. 89
39. Resistively Terminated Lossless Two-Port Network. … …..……·……... 92
40. Resistively Terminated Lossless LC Ladder Network … …......... 94
41. Circuit Diagram of a LC Ladder Filter. … … “.................... 94
42. Fully Differential OTA-C Implementations of the Basic Building Blocks
in ASP Circuits. A Voltage to Cuπ'ent Converter (a),a Resistor (b), an
Unity-Gain Buffer (c), and a Gyrator-C Inductor (d). … … …... 95
43. A Third-Order Elliptic Low-Pass Filter with Passive Elements. ……........ 97
44. Circuit Diagram of the Filter in Fig. 43 with OTAs and Capacitors. .....••. 99
45. Circuit Diagram of CMOS Linear OTA with Cascode Output Stage. ...... 103
46. Input Impedance (a) and Output Impedance φI) of the OTA in Fig. 45.... 105
Xlll
47. Total Output Cuπent and Transconductance of the OTA in Fig. 45. …..... 106
48. The Transfer Function of the ’Third-Order Lowpass Elliptic Filter with
Tuning (a) and Its Details (b). • … ………… ………. 106
49. Circuit Structure of Sixth-Order Cascade Fully Differential OTA-C
Bessel Filter. • … ………… … … …............................... 110
50. Output Stage of the Filter in Fig. 49. … … …..….......... 111
51. SPICE Simulations of the Gain <1>. Delay <2> and Phase <3>
Responses of the Filter in Fig. 49. . …… ……… “.... 117
52. A Matched Differential-Pair with Source Degeneration. ……… … “.. 121
53. SPICE Simulation Results for the Output Cuπent as a Function of the
Resistor RE in the Circuit in Fig. 52. ………… … …… …......... 123
54. GaAs Amplifiers with Cascode Driver and "Self-Bootstrapping" Load
(a) and the "Improved Self-Bootstrapping" Load (b) ….................... 127
55. Transconductance Tuning by Using Shunt Cuπ'ent Source (a) or
Transistor Qb (b) … “… …..…… … …...... 130
56. SPICE Simulation Results for DC Transfer Curves with Tuning:
-0.8 V~ Va ~0.3 V. … … … “…..…… ……·… …”“.. 132
57. Transconductance Tuning by Using the Combination of "Digital" and
"Analog" Techniques. …............................................................................. 133
58. The Output Buffer or Level Shifter …… ……..…”… …….. 136
59. Circuit diagram for a GaAs OTA. …… ……·… “… …… ….... 137
60. SPICE Simulation Results for Frequency Response of the GaAs OTA
with Different Tuning Voltages (a) and Output Impedances (b). ….......... 140
61. πle Simulation Results for ACCompensation of the Excess Phase Shifts
by eland c2 in the Ciπuit in Fig. 59 …… …… …. 141
62. The Simulation Results for the Output Current of the OTA in Fig. 59:
XlV
<1> T =27° C Without Wire Inductors, <2> T =100° CWithout
Wire Inductors, and <3> T =27° C with 2 nH Wire Inductors. ……..…..... 142
63. Small-Signal Equivalent Circuit for Single-Ended OTA. … … 143
64. A Equivalent Circuit for the Gyrator-C Inductor Shown in Fig. 42d.
(a) RLC Equivalent Network. (b) Small-Signal Circuit for Single-Ended
Structure.••...… …”…·… …… …Cl•••••••••••…… …·…· 144
65. A Simplified Circuit for the First OTA Used in Gyrator-C Inductor. ……· 147
66. SPICE Simulated Frequency Response of a Gyrator-C Inductor. ……....... 149
67. The Simulation Results of the Frequency Responses with Tuning for the
Filter in Fig. 44,but with GaAs OTAs in Fig. 59. ……..… “……........ 152
68. SPICE Simulation Results for the Drain Cuπentvs.Drain-To-Source
Voltage Characteristics of an N-MOSFET (a) and a P-MOSFET (b)
fromMOSIS. ……… …… …·…·… ………”… …... 156
69. The Simulation Results for the Drain Current vs. Drain-To-Source
Voltage Characteristics of an N-MOSFET (a) and a P-MOSFET (b)
from Allegro Microsystems. Inc …….•…”…·…·………· 157
70. SPICE Simulation Results for the Drain Current vs. Gate-To-Source
Voltage Characteristic (a) and the Drain Current vs. Drain-To-Source
Voltage Chara cteristic φ) of a GaAs NMESFET from TriQuint
Semiconductor, Inc …… … …… …..……..……·…· 159
71. A Cross-Section of the Layout of ap -well CMOS Structure (a) and Its
Top View (b) …......•...………… …… …............... 162
72. Basic Latch Loop Formed by Parasitic Bipolar Transistors and Parasitic
Resistors in CMOS Structure. … … … …..... 162
73. Layout of Two MOS Transistors with the Shared Diffusion (Shaded
Area). … “”… …………… … …“…… “…… …… …….. 164
xv
74. Layouts of aMOS Tr뻐sistor with One Leg (a) and ππee Legs φI). ……. 165
75. Design Considerations of the Typical Integrated Capacitors for the Edge
Effects (a) and Capacitance Ratio-Matching (b). 170
76. Layer Names and Colors of MOSIS Process. …...…… ………..…”…....... 174
77. Layout of the CMOS OTA with Current Addition Shown in Fig. 45. …... 176
78. Microphotograph of the깨펴-Order Elliptic Filter (see Fig. 44)
Fabricated by the MOSIS Vendor. . …•••.…..…………………... 179
79. The Equivalent CMOS ESD Pin Protection Circuit Built by P+ and N+
Diffusions (a) and the Cross-Section of the Layout φI). …… ….... 181
80. Layout ofthe CMOS OTA with the Current Subtraction Method Shown
in Fig. 6.14. … “…..…… … …… ……..……-… …. 183
81. Circuit Diagram for the OTA (Current Subσaction) with Bias Circuit to
Common-Mode Feedback Circuit. “ …·……·… …… …...... 184
82. Microphotograph of the Sixth-Order Bessel Filter (see Fig. 49)
Fabricated by Allegro Microsystems. Inc. … …… … “…… 185
83. ESD Pin Protection Circuit Used in DABIC Chip Fabricated by Allegro
Microsystems, Inc. … ………… …… ……·“…....•......…....... 187
84. Layout of ESD Pin Protection Ciπuit Shown in Fig. 83 ………......... 187
85. Layout of the GaAs OTA Shown in Fig. 59 …..................... 188
86. Microphotograph of the GaAs OTA Fabricated by TriQuint
Semiconductor, Inc. … …......•..…… … ……·“...... 190
87. SPICE Simulation Results Based on the OTA Circuit (Fig. 45)
Extracted from the Layout Shown in Fig. 77.. ………·………........................ 191
88. Experimental Setup for the DC Measurements. …...........•...•..… …....... 193
89. Experimental Results for the DC Transfer Curve of the MOSIS OTA
with Current Addition ……… ……·… …·…........... 194
XVI
90. Experimental Setup for the Measurement ofthe High-Frequency Filter.. 196
91. Experimental Results for the Frequency Response of the Third-Order
Elliptic Filter. …… ………… “.............•“ …..................... 197
92. Measured Spectrum for the Third-Order Elliptic Filter; Input (a) and
Output φ.) ••••••...••.••..••••••..•••••••••••.•..••••“”“ “ “ ………........ 198
93. Total Harmonic Distortion vs the Differential Input Peak-To-Peak
Voltage. ……..… …·… ……·…..…”…...........•......…..•.....…... 199
94. Experimental Results for the Frequency Responses of the까lird-Order
Elliptic Filter with Tuning. … …… ………… ………”…................. 200
95. Experiπlental Results for the DC Transfer Curve of the OTA with
Current Subtraction …… …… ………… ……....................... 202
96. Total Harmonic Distortion vs the Differential Input Peak-To-Peak
Voltage for the OTA with Cuπ'ent Subtraction. ……………… “.... 203
97. Experimental Results ofthe AC Transfer Function and Noise
Performance for the Sixth-Order Bessel Filter. …...............•..… …….. 206
98. Experimental Results of the Phase as Function of Frequency for the
Sixth-Order Bessel Filter. … …..……”……”…..…-… …… … … 207
99. Phase ofthe Transformer as Function ofFrequency. ………·………… …· 207
100. Experiπlental Results for the Frequency Responses of the Bessel Filter
with Tuning. …….......................................•.......•.....… …..................... 208
101. Experimental Results for the DC Transfer Curve of the GaAs OTA. ….... 209
102. SmaU':signal model of an OTA with the load resistor RL • ……… …· 210
103. Experimental Results for the Frequency Response of the GaAs OTA. …· 212
다IAPTERI
INTRODUC’nON
In recent years,with the growing indusπial demand for sign떠 processing systems
operating at higher and higher frequencies,more and more attention is being paid to ana-
log signal processing (ASP) techniques and circuits, particularly, to circuits operating in
the continuous-time domain. It stands to reason that high-frequency signal processing
problems are often solved more effectively in a continuous-time analog environment than
in the sampled-data analog (switched-capacitor) or digi때 domains, because there is no
need for switching circuiσy ， s뻐Ip파Ig， or AID and D/A conversion. πIe other advantages
of continuous-time analog signal processing are lower power consumption, no switching
noise and no aliasing problems [1-11]. Consequently,considerable research has been per-
formed on the design of ASP circuits and these circui양 find more and more applications
in many fields, such as filters, neural networks, communication systems, computer disk
마ives and read-out and preprocessing elecσonics in detector aπays.
In analog sign외 processing systems, to select a signal within a required frequency
range is a VI하yimportant 없skwhich is,generally, implemented using electronic filters [1,
2, 12, 13]. For instance, in radios,TVs, telephony, communication systems, instrumenta-
tion systems, and personal computers, elecπonic filters are basic and unavoidable com-
ponents.
From 1920 to the late 1960s,electronic .filters were mainly designed as resistively
terminated lossless LC filters using passive components, such as resistors,capacitors, and
inductors [1, 2, 12, 14-16]. After the middle 1960s, with high-quality operational
amplifiers (op-amps) becoming economically available [17-19], active RC filters started
2to replace the passive filters in order to avoid inductors because the latter usually are
heavy and expensive, have a large volume, and are hard to integrate [20-28]. In the late
1970s, miniaturization 때d integration continued and resulted in "resistor1ess" active
filters: switched-capacitor filters [29-41]. Since the middle 1980s, with success in the
design of line없 transconductance amplifiers (labeled as transconductor) [4, 42-70] and
linear transresistors [71-84], σ'ansconductance-C filters (where C stands for capacitance)
and MOSFET-C filters have been available.
Among the above active filters, RC-active filters become less and less import따1t
because of poor bandwidth and large chip die area for passive resistors in fully integrated
circuits [85-91]. In switched-capacitor filters, a resistor is replaced by one capacitor and
two or more switches which are implemented by σansistors with a sampling clock, so
chip area is small. The additional achievements for this replacement are sm와I process
tolerances and low power dissipation [33-35, 92-96]. Therefore, the design of switched-
capacitor filters was a major improvement in the implementation of 따1alog integrated
filters during last ten years. Unfortunately, the operating frequencies of these filters are
limited by sampling frequency and by relatively poor frequency responses of op-amps [1,
4, 5, 97-101]; these filters, therefore, generally have good performances only in the
kilohertz frequency r없1ge which is not high enough to meet frequency requirements of
high-speed systems. Furthermore, switched-capacitor filters generally need a couple of
continuous-time filters (anti와iasing and reconstruction) as interfaces to the real world [1,
39, 102]; these are often the weakest link in the filter ch와n.
Among different classes of filters, continuous-time filters are the only candidates
able to use the whole frequency range that an available technology can offer [1-3, 103-
105]. MOS많T-C filters are continuous-time filters in which the resistors are replaced by
transistors [106-112]. But, because they are 외so op-amp based filters, their frequency
responses 없'e s버I restricted by the poor bandwidth of the op-amps used [1 , 98-99, 101 ,
3113-118]. Transconductance-C filters are another kind of continuous-time filter in which
there are neither s뻐lp파19 clocks nor op-amps [1, 3, 6, 119-120]. The frequency perfor-
mance of this kind of filter, therefore, is only limited by the frequency response of tran-
sconductors used, which, generally, is much better than that of op-amps and can be
designed to be as high as two-thirds of the transition frequency of the transistors [97,
121-125]. In recent years, the design oftransconductance-C filters became the dominant
technique for high-frequency filter design (above 5 MHz) [102, 126-137] and commer-
cia! circuits are available [120, 135, 136].
’The method to build transconductance-C filters is to use one transconductor to
simulate a passive resistor, and use two transconductors and one capacitor to simulate a
passive inductor [I, 21, 138-142]. Alternatively, integrators, consisting of one transcon-
ductor and one capacitor, are used to simulate the action of inductors 뻐d capacitors [1 ,
48, 119, 143-145]. In both cases, this kind of filter contains only transconductors and
capacitors. This results in the overall performance of the 且Iter being critically determined
by that of the transconductors used, and the design of a high-performance transconductor
becomes an important task.
The history of development of electronic filters shows that to design a high-
performance transconductor is very critical for high-speed filter design. Besides filters,
many other ASP circuits can be built by transconductors and capacitors. Among the
examples are sign허 amplifier, ouφut buffer, integrator, gyr따or， analog multiplier, nega-
tive impedance, etc. [1, 48, 138, 139, 142, 147-152]. Therefore, this dissertation will
focus mainly on the design of high-performance transconductors, and high-frequency,
high-order integrated filters will be designed as examples of ASP circuit design using
σansconductors and capacitors. of course, design methods for improving the high-
frequency performance by reducing the high-frequency parasitics w피 be proposed for
high-frequency filter design.
4The purpose of designing high-frequency filters in this dissertation 싫 not only to
show an application of the designed high-performance transconductors, but also to set up
a measurement environment for transconductors. In practice, to measure the frequency
response of σansconductors operating above hundred megahertz is very d표ficult ， because
thep없sitic p이e formed by pin capacitances and high output impedance of the transcon-
ductors will become the dominant p이e if pin capacitance is larger than few tenths of
pico-farad; this usually happens in present technologies [134, 153]. H a smallload is used
to reduce the impact of the high output impedance, it results in a mismatch between the
transconductor and the load. In other words, the output par뻐leter of a transconductor is
current which, usually, c없mot be directly measured with the present equipment that is'
mostly designed to measure voltage instead of current. To use an output buffer convert-
ing the output current to voltage does generally not help because the relationship between
the output voltage and the current is very hard to define. Also, the voltage gain usually is
small 표 the load or the input impedance of the equipment is small, as is generally true for
high-frequency equipment. For ex없lple ， the input 따lpedance of the HP g떠n-phase
analyzer (HP4194A) is designed as 50 n to match σansmission lines~ Then, signal-to-
noise ratio 때d spectral content 없'e hard to measure. For filters there are no the above-
mentioned problems for measurements because the measured parameter is the output vol-
tage with, generally, u피ty gain to a 50 n load [1, 7, 102, 127, 128, 135]. On the other
hand, as mentioned above, the performance of σ'ansconductance-C filters is determined
by the transconductors used; a high-quality filter w피 prove the performance of the σan­
sconductors.
Another advantage ofσansconductance-C based ASP circuits is that these circuits
can be designed by computer-aided design methods. In recent years, with rapid develop-
ment of integrated circuits, design automation has led to the design of very large
integrated circuits (VLSI). It is well known that the key points for the success of design
5automation 피 digi뻐1 systems are simple and systematic circuit design procedures and the
use of standard cell circuits, labeled gates. In 뻐떠og systems, the lack of simple design
procedures and an 뻐alog gate result in the design of analog circuits still being limited to
manual custom design and the initiation of an외og VLSI just being started [154-160,
166]. In σansconductance-C based ASP systems, transconductors can be thought of as
"analog gates," because they are basic elements in ASP circuits, for instance, in filters [1,
161-166]. Furthermore, resistors, inductors, and amplifiers can be treated as IIcomposite
gates," because they all can be built from "an외og gates,1I transconductors, and capacitors
as mentioned above. On the other hand, because a transconductance-C based ASP system
is actually a simulated passive RLC system, the design procedures for passive RLC sys-'
tems which have been developed for over 50 years can be used with the necess따y
modifications in the design of transconductance-C based ASP systems [1, 23, 119, 167-
173]. For example, the design procedures for LC ladder filters and cascade biquadratic
filters are simple, mature, and systematic. Then, with analog gates or composite gates and
the simple design procedure, computer-aided design automation for high-speed
transconductance-C based APS circuits will be possible.
In the design of transconductors, line하ity， defined in terms of output current
related to input voltage, is a basic but important and critical p없·따neter. The reason is that
par빠leters of a transconductance-C based ASP circuit, for ex때lple the center or cutoff
frequency of a filter, are functions of the magnitude of the transconductance, gm; a con-
stant center frequency of a filter requires a constant gm of transconductors over the whole
input voltage range. Unfortunately, in practice, due to the nonlinearity of the chm:acteris-
tics of σ때sistors (square-law model for MOS많T and MESFET and exponential model
for bipolar), the output current of a transconductor is a linear function of input voltage
only over a small range [49, 50, 64, 113, 174-177]. This precludes the use of σanscon­
ductors in many potential applications, and results in considerable research having gone
6into improving the linearity of σansconductors over a wide input voltage range [4, 42-70,
178]. So far, the reported improvements typically are based on the differential pair circuit
with current differencing for nonlinearity cancellation [4, 42-46, 56, 61-65, 67-69, 97],
but the improved line따ity is s버I limited to a relatively small input range due to the dif-
ferential p없r used. In Chapter IT of this dissertation, two kinds of principles for the
design of transconductors are proposed for improving linearity: one is based on cross-
coupled pair and another is to use multiple differential p없rs. Two transconductors will
be built by the first principle with a CMOS cross-coupled p없r and an NMOS cross-
coupled pair, and they have extremely high linearity which is good for high-precision
filter design [65, 64]. Also, two tr때sconductors will be built by the second principle
with current addition 때d current subtraction [60, 144], and they have a high linearity
over a very large input range which is useful for general ASP circuit design and, p따ticu­
larly, for the ASP circuits operating under low power supplies [40, 179-181].
Another consideration for transconductor design is that magnitude and phase of
gm must be changeable electrically to guard against poor agreement between the
designed and the fabricated values of transconductors and capacitors. This disagreement
usually is caused by the process tolerances or variations in operating conditions, such as
temperature, power supply voltage, or aging, and results in eπors in designed ASP cir-
cuits [1, 6, 182-186]. Using transconductors with variable gm' these errors can be
corrected by an automatic on-chip tuning scheme which is designed with the filter system
and changes gm electronically and automatically. Here, the change of the magnitude of
gm w피 be used to a때ust the frequency parameters of filteπ， and the change of the phase
will be employed to modify the q뻐ity factors [1, 187-191]. In this dissertation,외IOTAs
will be designed with tunable gm.
Besides linearity and tuning, power supply rejection (PSR) and common-mode
rejection (CMR) are two further뻐port빠따ameters of σansconductors. Here, PSR is a
7measure to show how parasitic signals (noise) couple into the signal path from power
supplies and, CMR is one to show how the common-mode input signal is 없nplified com-
pared to the differential input signal [41, 113-116]. Currently, the most effective method
for rejecting the noise coupled from power supplies and for reducing common-mode out-
put voltage is to use a fully-balanced circuit structure which has two exactly equ외 paths
from inputs to outputs. When the total output voltage of this kind of circuit is defined as
one output voltage refeπ'ed to the other output, not to ground, the coupled noise and
amplified common-mode input voltage on one output w퍼 be canceled by those on the
other output [113, 192-194]. In addition, the fully-balanced circuit structure can 외so
improve the output dynamic r따1ge and harmonic distortion [195-198]. Compared to a
single-ended output circuit, no additional elements are required for a fully-balanced cir-
cuit structure; it is only necessary to break the current mirror to form two current sources.
But, because the current mirror is broken, the feedback loop for the common-mode out-
put signal is broken too. This results in an undefined common-mode output voltage and
unstable DC bias voltages. The most common method used to stabilize the common-
mode output voltage is to add an additional feedback circuit, called the common-mode
feedback (CMF) loop, for the common-mode output signal [93, 96, 199-201]. 까Ie
requirements for a CMF circuit are that, for common-mode output signals, it acts as two
resistors par，외leI to the two outputs and ground with a small impedance and, for differen-
tial output signals, it ideally is an open circuit. In practice, to design a eMF circuit
without distorting the differential signal is a challenging task [195, 201-203]. At the time
of the beginning of this thesis, many CMF circuits were reported for use in op-뻐IpS [94-
96, 192-198], and only few were used in CMOS operational σansconductance amplifiers
(OTAs). Although the circuit structure of an OTA is sin퍼ar to that of an op-amp, to
employ the CMF circuits used in op-짧IpS directly for OTAs, generally, is impossible,
because tuning is always required in 때 OTA, but not in an op-amp [195, 202, 204]. So,
8there is considerable effort to modify the existing CMF circuits for OTAs and, so f;따，
several such circuits have been successfully used. But, either the designed circuits are too
complicated or the design constraints are too severe so that the requirements on fabrica-
tion processes are very critical [102, 127, 133, 135]. In Chapter ill of this dissertation, a
careful and systematical investigation of the problem of the inter-relation between the
CMF and tuning circuits will be performed, and three different CMF circuits suitable for
OTAs will be proposed.
Besides the major considerations described above, there are also some other con-
cerns in OTA design, such as high input and output impedances, low noise, low sensitivi-
ties to process tolerance and temperature, small chip area (simple OTA), low power dis-
sipation, and DC level equality [1 , 3, 97, 144]. πIe last property means that the DC vol-
tage level shift from input to output should be nearly equal to zero so that direct coupling
is possible. All these considerations will be discussed in Chapter II.
In Chapter IV, two fully-balanced continuous-time σansconductance-C filters will
be designed with the new OTAs; one is designed in 2 따n CMOS technology as a simu-
lated LC ladder filter with a cut-off frequency of 20 MHz [205], and the other one is
designed in 3.5 따I CMOS technology as a cascade of biquadratic sections with linear
phase up to 4 MHz [134]. The principle of OTA-C filter design will be discussed and the
design procedures for both filters will be described step by step to show the simple and
systematic design procedure. From these two design exam미es， the early asser쉽on is
verified: "it is not only easy to design σansconductance-C filters within the megahertz
range, but it also results in a simple design procedure for design automation. II
It is well-known that in filter design procedures, ideally, perfect OTAs, i.e.
voltage-controlled current sources, are required [138-141]. But, in practice, the parasitics
cannot be totally avoided in OTA design [55, 66, 176, 246, 247]. In the lower frequency
range until several hundred kilohertz, these parasitics are not very import뻐t because they
9are usually much smaller than circuit capacitors which are inversely proportional to the
bandwidth of a filter. When filters operate in the frequency range of several ten or hun-
dred megahertz, parasitics become so important that even small stray components will
limit frequency pe냥'ormance and v때 the required parameters of filters [1, 6, 119, 144,
205]. For example, for given values of gm , the smaller the circuit capaci뻐nces are, the
higher is the frequency response of a filter. But, the circuit capacitors should be main-
없ined larger than the parasitic capacitances by a factor three to five so that the effect of
unpredictable p따asitic capacitances will be sm외I [116, 158]. on the other hand, if I따'ge
circuit capacitors are used, the frequency response of filters are reduced. So, in Chapter
IV of this dissertation, the impact of the parasitic parameters on the behavior of filters'
will be investigated systematically to find out which parasitics are more important for the
filter design and which ones less [131]. Finally, a design procedure will be developed
which will help to choose the proper values for OTAs and capacitors so that the designed
filters have a better performance and smaller process tolerances. Of course, this good per-
formance w피 be obtained over the complete tuning range.
In order to justify another statement: "continuous-time filters are the only candi-
dates able to use the whole frequency range that an available technology can offer," the
OTA should be designed in a different technology to obtain the higher frequency
response. Currently, two technologies can reach several tens of gigahertz in frequency
r뻐ge: 없As MESFETs and silicon bipol따 tr때sistors. A GaAs MESFET is similar to a
CMOS MOS핸T in the physic려 device structure, and its fast speed is due to the
material, Gallium and Arsenide, used [206-208]. A bip이하 transistor uses the same
mate때 as CMOS MOSFET, silicon, and its fast sp않d comes from the physic와 device
structure. In this dissertation, we decide to choose GaAs technologies for the OTA design
for two purposes. First, when we started to design 뻐e GaAs OTA, there were no GaAs
OTAs built yet but, there were many bip이하 OTAs already. We wanted to design the first
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GaAs OTA in this field to see whether this technology is suitable for OTA-based applica-
tions. Second, because the GaAs material is totally different from silicon, there are many
problems that needed to be solved.
Although many GaAs an외og circuits were designed already [208-216] at the time
the GaAs OTA was designed, there were no OTAs built in this technology rep야ted yet in
the literature [217, 218]. The following problems we met in the design: (1) Because of
the higher surface states of gallium arsenide material, the oxidation is not stable. So, the
GaAs transistors usually is not built with oxide layer for gate isolation. Then, no MOS-
FEl’ can be built in GaAs technology [219-221] which results in the input range of GaAs
MESFET being strongly I뻐ited by the Schottky diodes [174, 222-224]. (2) Due to the
higher mobility of gallium 따senide material뻐d the short channel used (usually less than
1 ~)， the ouφut impedance of 없As MESFETs is very low [225-230]. (3) In 닮As
MESFET, only N-channel transistors were available when we started this thesis.
Currently, to build P-channel transistors is possible, but is very complicated. So, in
thesis, the design of a GaAs OTA is based on N-channel transistors only, which it is s버1
very leads to difficulties in design [1, 144, 231].
For problem (1) listed above,nothing can be improved through circuit design; the
only choice is to use differential pairs to double the dynamic input range. If the threshold
voltage of the Schottky diode is e.g. 0.7 Vasa typical value, the differential input range
is 1.4 V. For a filter operating at very high frequencies, this input range is generally
acceptable. For problem (2), there exist many techniques for enhancement of output
impedances [41 ,232-237], for example the cascode stage is one of the most popular tech-
피ques. Unfoπunately ， this technique cannot be used in GaAs OTAs because it requires
complementary devices. ’Then, the only candidate is the "self-bootstrapping" technique,
because it can be used with just N-channel devices [238-24이. ’The problem of "self-
bootstrapping" is that, while the output impedance of GaAs OTA is increased ·by using
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this technique, a large output capacitance is also introduced, which decreases the output
impedance at high frequencies [97, 241-243]. In Chapter V, a new tech피que will be pro-
posed, which increases the output impedance with only a small parasitic capacitance. The
last problem mentioned above is tuning which is usually implemented by adjusting the
DC tail current sources (N or P MOSFETs) with top current mirrors (P or NMOS댄Ts)
[3, 217, 244, 245]. Obviously, this requires complementary devices which are not avail-
able in OaAs technology. In addition, Schottky diodes of MESFETs also limit the tuning
range [1, 144]. So, in Chapter V, a new technique is introduced for tuning with only N-
channel transistors and a digitally programmable tuning scheme is proposed for increas-
ing the tuning range. Note that here the digital tuning signal goes only through the con-
trol paths and does not sample the an외og signal. Using the above-mentioned techniques,
a OaAs OTA with 70Hz bandwidth, over 100압110w-frequency output impedance, 없ld
combined digitaIlanalog tunability is designed in 1 따1 de미etion-mode MESFET
어 = 160Hz) technology [97].
As mentioned early, an inductor is a key element in ASP circuits, which can be
designed by OTAs and capaci뻐nce. So, in Chapter V, a OaAs gyrator-C inductor is
designed. The difficulties for the design of an inductor with very-high-frequency
response are the same as those for the design of high-frequency filters: the resonant fre-
quency of an inductor is limited by the parasitics. In order to reduce these parasitics, the
relationships between the inductor’s parameters and the OTA’s parameters are investi-
gated so that it c따1 be determined which OTA parameters are important for the design of
an inductor and which ones not. Based on these decisions, a design procedure is easy to
set and a OaAs inductor with near 1 GHz resonant frequency and very sm와I parasitics is
designed. With the 없As OTAs and GaAs inductor, a high-order OTA-C filter with 200
MHz frequency response is designed.
In Chapter VI, the layout of one of the CMOS OTAs described above and of the
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corresponding filter, designed by using the Magic layout graphics tool [248] in the VLSI
lab in the EE department at PSU, will be presented. The IC processes will be introduced
없ld the tools w퍼 be briefly described. The main design considerations for layout are
small parasitic resistance, small parasitic capacitance, small v없iation of device size,
small chip area, and small crosstalk. Elecσomigration ， self heating, and hot electron
problems are also considered [158, 205, 249]. A guard ring is placed around the whole
N-well to prevent CMOS latch-up, and an ohmic contact is placed around each OTA for
isolation [250, 251]. For design automation considerations, the layout shape of OTA is
designed near square and the pins are arranged carefully so that the shortest interconnec-
tions are obtained. The circuit capacitors are built by Poly 2 over Poly 1, so that small
area is required and the process tolerance is minimal [252]. The only drawback of build-
ing the capacitors in this way is that, if a floating capacitor is built, a relatively large
parasitic capacitance exists between Poly 1 and ground. In order to avoid this problem,
the pre-distortion method is used. This method is also used for reducing the effects of
parasitic capacitances [1, 205]. The pe냥ormance verification is carried out by simulating
the SPICE files extracted from the layouts which, therefore, contain all information about
interconnection p따asitics ， such as overlap and coupling capacitances [253]. The
designed layouts are sent to MOSIS and fabricated by an 때외og process. The layouts for
the other CMOS OTA and filter, fabricated by Allegro Microsystem, Inc., and one for
GaAs OTA, fabricated by TriQuint Semiconductor, Inc., are designed in those companies
using their resources because of confidential process technologies. The fabrication was
free of charge in trade for the companies' right to use the OTAs and filters for their pro-
ducts; this shows that the research described here meets industrial interests.
The performance of all chips was measured in the an떠og testing lab in the EE
Department of PSU. ’The main difficulty for measurements are the high-frequency p따asi­
tic effects, for example, even a short length of wire will generate a parasiticpole and
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maybe cause oscillations [254]. So, in the measurements, a careful arrangement for inter-
connections is made and the wires used are as short as possible. The other difficulty is
caused by the properties of OTAs: current output and 비gh output impedances [205]. As
mentioned earlier, matching interfaces between the outputs of OTAs and equipment is
difficult. Also, the lack of test setups for the chips from MOSIS and Allegro Microsystem
causes trouble. Finally, all problems were overcome and the measured results show that
all circuits are functional. Except for the 없As OTA, the results of 떠1 other OTAs and
filters, are very close to the simulation results, which proves the correctness of both cir-
cuit and layout designs. For the GaAs OTA, the linearity is fine, the sinusoidal response
looks good, but a good frequency response is measured only to 100 MHz 없ld not to 7
GHz because of the lack of high-frequency equipment in the EE department. A detailed
description of the measurements will be given in Chapter VII.
Conclusions are drawn in Chapter VIII.
다IAPTERII
mOH-LINEARITY CMOS OTAs
II.l. BASIC PRINCIPLES
11.1.1. Transconductor as a Basic Building Block
As mentioned in introduction, a σansconductance amplifier (transconductor) is a
basic element in transconductance-C ASP circuits and, ideally, is a voltage-eontrolled
current source as shown in Fig. 1. Ifnodes 1and 2 in Fig. 1 are considered as the control-
ling nodes and nodes 3 and 4 as the controlled nodes, the output current,10 , is determined
by the input voltagβ 낀'!o=f(낀); the slope of this relation is此없nsconductance ， Km'
defined as:
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힌8!!보1:.Transconductor as a floating v'이tage-controlled current source.
Using σansconductors ， a resistor with positive resistance (lIgm) can be easily
built by simply connecting n여es 1 and 3 and nodes 2 and 4 together, respectively (see
Fig. 2a). If node 1 is connected to node 4 and node 2 to node 3 as shown in Fig. 2b, a
negative resistor is implement때. Also, a voltage 빼.plifier can be built by using a
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transconductor and a resistor as shown in Fig. 3a with the gain being -gm'R; note that
here the resistor R can be replaced by a σansconductor， also, so that a voltage 없nplifier
can be built by two σansconductors with the different σansconductances. If these two
πansconductors are identical, a unit gain buffer is built. In Fig. 3b, an integrator,
vo =-량랜， is bui뼈 a때sconductor빼n뼈d with a capac빼 F따thennore， a
μ=134
• g +(3)
Vo흔RL(4)
e
(a)
μ=134
• e(3) +
Vo:누CL
(4) .
e
(b)
(1)。
+
Vi=V12
(2)。
(1)。
+
Vi=V12
(2)。
힌뿔프격.A voltage amplifier (a) and an integrator (b) built by σ'ansconductor.
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gyrator can be simulated by two σansconductors as shown in Fig. 4a, and, therefore, an
inductor can be implemented in gyrator-C confi믿:mltion (see Fig. 4b) with the inductance
C생~. Generally, all elec미C떠 elements
and implemented by transconductance elements and grounded capacitors. Because a
capacitor can be easily built in Ie using silicon-oxidation, a direct simulation of passive
ASP circuits in fully-integrated form is possible and σ'ansconductors become very impor-
tant elements.
: 웰니 4 - :ji * i(1성니 | | #(3)~ ~ - 1 ·-(41 후 !(1J+ J... ~''''/l
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(1) +
V2
(2) •
(b)
힌웰효족:.A gyrator (a) and an inductor (b) built by때sconductors.
11.1.2. Transconductor Based on a Single MOSFET
A Metal-Oxide-Si1icon Field-Effect-Transistor (MOSFET) is a four-terminal
elecσonic element; its symbol is shown in Fig. 5a and its equivalent sm떠I-signal model
in Fig. 5b. Following the gen뼈 notation, v:하 represents the vol없ge between termin외s i
and j and Ii is used for the CU1Tent through terminal i. Using the squ하려aw model [49,
174, 251] with the condition Vsb = 0 (no body-effect), the drain cuπ'ent ， Id' of a MOSFET
is determined by the voltages Vgs and VCIS,and can be written as
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Fi말프L효:. A symbol (a) 뻐d a small-signal AC model (b) of aMOS댄I‘.
"0" represents the drain tenninal of the MOS}펀T， "G" the gate, "s" the
so따'ce， and "B" the bulk. Cgd is the gate김rain capacitor, Cgs the gate-
source capacitor, C，뼈 the bulk-drain capaCitor, and Cbs the bulk-source
capacitor. RD is the bulk resistor of the drain diffusion,Rs the bulk resis-
tor of the source diffusion, and rtis the small-signal output resistor
between source-dr없n.
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μ =~ k[2(Vgs - Vr)Vtis - Vas](l +λ，Vd，s)
lk(Vgs - VT )2 (1 + λ，VtIs)
Vgs SVT
Vr 드Vgs & VtlsSVds，s，α (11.2)
VT 드Vgs & Vds，싫t SVds
where
k= μCox W
-----2 L
(ll.3a)
is called transconductance parameter and
Vds，s，α=Vgs - Vr (11.3b)
(n.4)
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is saturation voltage. μ is the mobility of electrons or holes, Cox is gate oxide capacitance
per unit area, Wand L are channel width and length, respectively, Vr is the threshold
vol없ge， and λ is the channel-len맑h modulation parameter.
In Eq. (n.2), the range {l싱s S Vr} is c외l려 cut-야'f re밍on， the range
{Vr S Vgs & Vds S Vds,sat} is the σiode region, and the range
{Vr S Vgs & Vds，S，따 S Vds} is the sanπ'ation region. of these regions, generally, aMOS
σansistor is biased in the saturation region with the following reasons: (1) AMOS
σansistoris easier to bias in the saturation region than the triode region due to the limita-
tion Vds S Vds,sat on the σi때e region. (2) In the sanπ'ation region, it can be seen from Eq.
(ll.2) that Id is large and is almost independent of Vds because λ is, generally, sm외1 [174，
251]. (3) πIe output impedance, rds, is near constant with a large value detennined by
the following equa다on:
avds 1 1+ λVds
rds= 경E-=Ak(1@s - VT)2 =-짧-
From 펴. (n.2), it also can be obseπed that, when a MOSFEl‘ operates in satura-
tion with its gate and source being treated as input tenninals and its drain and source as
ouφut tenninals, it is a voltage-controlled cuπent souπe ， or a transconductor, with 야Ie
σansconductance being
Old 낀d
= ",.," = 2k(VRS - Vr)(1 + A.Vds) = w7 .. w7 (n.5)av
gs
- .• ,' g~ , ~ ,,- , 'W' ~， V
gs
- Vr
If a resistor is implemented by a σansconductor as mentioned in Section n.l .l,
the resistance,R, is inversely proportional to gmt Then,a simulated resistor with constant
R requires a constant gmt Also, in a gyrator-C inductor, L =C I，삶 res띠ts in the require-
ment of a constant gmt In a없nsconductance-C filter, the cutoff or center frequency is
detennined by gmlC, so a constant gm is needed again. Generally, in a
σansconductance-C ASP system, to use a transconductor with a constant gm is a basic
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requirement. Of course, it is well understood that this requirement, usually, is only
satisfied within some파nits acceptable to the applications; for example, for some applica-
tions gm is required to be a constant only within찌 s; 1V.
It can be obseπed that, in 돼. (11.5), gm is a function of Vgs and Vtis. Gener，외1y， λ
is relatively small, for example, λ=0.1 y-1 for the channel length L =3JOn. So, the
effect of Vtis is of second-order and, usually, can be ignored in basic analysis and hand
calculation. But, because gm is a linear function of VGS with a DC offset -2kYT, the
effect of YGS can not be ignored and should be min뻐ized.
’The non-constant gm of a single-MOSFET σansconductor is caused by the non-
line따따 of V-I characteristics of MOSFETs; it can be seen from Eq. (11.2) that, when a
MOSFET operates in saturation, the output current Id is a squ하e function, instead of a
linear function, of Ygs' If the output current of a σansconductor can be designed to be a
linear function of input voltage, a constant gm can be obtained. So, in the remainder of
this chapter, the discussion will be focussed on how to design a transconductor with a
lin짧 ch따'acteristic between output current and input voltage.
11.1.3. Transconductor Based on a Differential-Pair
Figure 6 shows a well-known circ띠tsσuctore called "unsymmeσical" differential
p없r [113] with a Cllπ'ent mirror which reflects current in transistor Ml to the current in
πansistor M2 so that the ouφut current 10 is equ외 to the difference of the two currents in
Ml and M2. πIe DC current souπe， (n+l)/, is혜1때 the빼 current. When n =1, it is a
matched differential p려randits ouφut current lo can be c외C비ated as follows:
I
kVi2 1aμ =~ 2빠Vi(1- --)
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-I
‘’ 112낀~(숱)
‘’ 112κI s; (좋)
‘’ 112낀s;-(솥)
(1I.6a)
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Current Mirror
10 =2i + (n -1) 1
Vi
Vss
학뀔프객.:.Agen해 unsymmetrical d.iff없n뼈-p빠.
The cO'πesponding σansconductance is
k Vi2 1l2 k Vi2 -1a
gm=얘쿄([2(1 - ~)] - [2(1 - ---;;-)] }4/'" ..-,- 4/
끼 T 112
for lVil~ (좋) (II.6b)
and gm =0 for other ranges. In Eq. (11.6),1 is the DC bias current, Vi the differential input
voltage, and all of other parameters were defined in 펴. (11.2).
It can be obseπed from Eq. (11.6) that, if깐 satisfies the condition
AT 112 AT 112
-(뚱) 흩 낀 흩 (강) , (II‘7)
μ is a linear function of Vi with a constant gm
10 =2빠 Vi and gm :;: 2따 (11.8)
Generally, the range defined by Eq. (11.7) is too small so that the applications of a
simple differential p없r σansconductor are very limited. For ex따nple， if the no띠ine따ity
error of /0 is required to be less than one percent, Vi sho띠d satisfy the condition
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Vi ~0.14빠파 [45], typically 0.07 V for I =200μA with WIL =100/2 and
μnCox12 =66 μA IV2,which is not acceptable for many applications.
By comparing the single-MOSFET and the differential pair transconductors, it
can be obseπed that the input linear range of latter is larger than that of fonner, but the
number of transistors used in fonner is only 40 percent of that used in latter. The conclu-
sion obtained from this analysis is that, simple transconductors tend to have a smaller
linear input range than more complicated transconductors.
11.1 .4. General Overview
In recent years, there were many research efforts on how to design a linear σan­
sconductor with a large input range [4,42-70, 118, 123]. Generally, the methods used for
improving line따ity can be divided into three different categories. In the first category,
transconductors are built by differential pairs with source degeneration, such as those
presented in References 97, 102, and 127. The principle used fi야 improving the line하ity
of these kinds of transconductors is loe외 negative feedback with feedback resistors so
that the output current of the σansconductor can be constrained by the feedback resistors
which possess a linear rela다onship between voltage and current [113-116]. The advan-
tage of this technique is that the circuitry is simple. The disadvantagβ is that although a
strong feedback caused by large resistance can result in a large linear input range, it leads
to a small trilnsconductance. πlis means that a large σansconductance only can be
obtained in a sma1llinear input range, say, less than 1 V for a differential input. So, the
application of this technique is limited.
In the second cat윈gory， σ'ansconductors are built with MOSFETs operating in
triode range [54, 59, 255, 25이. It can be seen that from Eq. (11.2), when a MOSFET
operates in tri때e range, the σ'ansconductance is
8m = 2kVds(l +λVds) (11.9)
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In Eq. (ll.9), gm is independent of Vgs' or of input voltage Vi 표 Vi is set to be
equ외 to Vgs• But, for a constant gm' Vtis should be fixed when the ouφut cuπ'ent I。
changes; this is not an easy task. Furthermore, in order to guarantee that the MOSFET
works in the triode range, Vtis ~ VtIs.sat must always be satisfied -- another difficult
requirement. Although the tecm피ques used in output impedance enhancement for op-
뼈ps [15, 41, 116] or for current sources [257, 258] can be used to help p따tially solve
the above problem, the difficulties of building 앙lis 성ndof σansconductor resulted, so far,
in only few σansconductors designed in this category.
Most πansconductors of the third category published in the literature or used in
commercial products were designed with MOSFETs operating in saturation, so that the
above limitations can be ignored. The problem for this kind of transconductor is that the
squ없-law characteristic ofMOSF따’'s results in a nonlinear relationship between Id and
Vgs,which further causes a non-constant gm. So far,m없1y researchers foαlSed on how to
overcome this problem and the method used is to cancel the nonlinearity of MOSF화’s
by subtracting two currents with the forms k(a +b)2 and k(a - b)2 [42, 49, 51, 56, 62-
68,259]. With different tech띠ques for generating the currents of the forms k(a +b)2 and
k(a - b)2 for current subtraction, many σansconductance circuits were proposed with a
constant gm in an acceptably 파lear range. The limitations on the circuits designed by this
method,generally, are: (1) since these circuits are s버I built in a differential p없r structure
for considerations of PSRR, CMRR, and noise, the linearity of the σansconductor is lim-
ited and the achieved linear input range is relatively small. (2) It is well-known that the
square-law characteristic of MOSFE1’ is only an approximate model for explaining the
basic behavior of a MOSFET and to c외C띠ate 야1e parameters of a MOSFET by hand;
thus the high-order effects of a MOSF따， such as b때y-effec t， channel-len밟1m여벼a­
tion, high-injection, etc., are not included in this model. Therefore, the experimental
results of a designed transconductor will not be as good as the simulation results due to
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the distortion caused by these high-order effects and variations of temperature, power
supplies,process tolerance, etc.
In the remaining sections of this chapter, focusing on the problems in the third
category, several σansconductors w피 be proposed. In Section n.2, a σansconductor will
be built with both differential input and output, but not in differential p려r structure.
Then, very high line따ity can be achieved. In Section n.3, a transconductor w피 be
designed in differential p떠r structure, but the method used for n뼈in없rity cancellation
is not based on the method described above. A totally new idea will be proposed so that a
very large linear input range can be obtained with very good linearity and the achieved
line하ity is not based on the square-law model.
n.2. TRANSCONDUcrOR BASED ON CROSS-COUPLED PAIRS
As mentioned in the last section, the linearity of an OTA (Operational Transcon-
ductance Amplifier) built in differential p허r structure is limited and the achieved linear
input range is relatively small. πIe reason is that the drain currents of transistors Ml and
M2 in Fig. 6 are limited by the condition IMl + 1M2 =21; thus the currents IMl and 1M2
are not independent of each other. πus results in IMl and 1M2 never being of the forms
(a +b)2 and (a - b)2, respectively, at the same time. In this section, two OTAs will be
built in cross-coupled p없r structure instead ofdifferential p떠rsσucture ， so that the above
constraints can be avoided. πIe design considerations on PSRR, CMRR, and noise
effects w피 be compared to that of the버fferential p외r.
n.2.l.CMOSα'Oss-Coupled PI퍼rs
A. Basic Principle. In Fig. 7, two CMOS뼈rs (M3, M4) and (M5, M6) are con-
nected in a cross-coupled configuration [65]. Usu외ly， in a typical cross-coupled
configuration, the gates of M4 and M5 are directly tied to those of M6 and M3, respec-
tively [113], but, in Fig. 7, former is connected to latter through the σ없Isistor Ml or M2.
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F댈뽀직. Line따 때lsconductor c뇨띠t based on CMOS cross-e이lpled
PaIl's.
Because Ml and M2 work as source-followers biased by the DC CUIπnts IB, the voltage
drop between the gate of M3 and the gate of M5 is a constant [56]. So, the gates of M3
and M5 are tied together through a constant DC voltage, Vgs,Ml' Using the squ圖-law
model in Eq. (11.2) and assuming that all πansistors in Fig. 7 work in the saturation
region, the currents in M3,M4,M5, and M6 can be written as follows:
11 =IM3 =kn(Vgs,M3 - VTn)2
=IM4 =kp(Vgs,M4 - VTp)2
12 =IM6 =kn(Vgs,M6 - VTn)2
= IM5 =kp(Vgs,M5 - VTp)2
(1I.10a)
(II.10b)
where the subs따ipts n and p represent the N- and P- channel MOS}펀T， respectively,and
25
the channellength modulation is ignored. Considering the following relationship among
V b V2, VM,and VN,with the DC피esN and M shown in Fig. 7,
VI-V~M3-V~M4-VN=0
V2 - Vgs.M6 -Vgs.MS - VM =0
II and 12 can be obtained through simple calculations:
It =k，행 (VI - VN- Vn;)2
12 =kejf (V2 - VM - vni
where
knkn
k댔=짧誌)2
and
Vn: =VTn + VTp
Furthennore,considering the following relationships
V1-V2=VM-VN=Vd
VI- VM=V2- VN=VB
where Vd = VI - V2 is the differential input voltage, and VB is defined as
VB="꽤파+VTn
II and 12 can be expressed in tenns of the voltages Vd and얘 as
It =k，행 (Vd+(VB-~π»2
12=k，행 (Vd - (VB - Vn»2
(ll. l1a)
(II.llb)
(II.12a)
(II.12b)
(ll.13a)
(II. I3b)
(ll.14a)
(II.14b)
(II.15)
(ll.16a)
(II.16b)
It can be obse:πed ， in Eq. (11.16), that 11 has the fonn (a +b)2 and 12 has the
form (a - b)2. 까len， using a cuπent mirror as shown in Fig. 6, the differential output
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current can be ob때ned as:
lout =/1 -/2
=4k뼈VB-Vn::)Vd
=4뺑(꿇파-l/.때)Vd (11.17)
In Eq. (H.17) , k.댐’ VTn , and VTp are only process dependent parameters, therefore,
they can be treated as constant for a given fabrication process. IBis also a constant, set by
the designer. Therefore, Eq. (11.17) shows that the proposed OTA circuit in Fig. 7 has
pe냥ect linearity with a constant σansconductance gm =4k.짜4끊파) - VTp].
As discussed in the introduction, the magnitude of the output current of an OTA
should be elecσically changeable to guard against poor agreement between the designed
and the fabricated values of OTAs. From Eq. (IT.17), it can be seen that the output
current ， lo찌 ， can be changed by varying the DC bias Cllπ·ent IB so tuning can be imple-
mented in a filter built by this OTA.
Besides linearity, linear input range is also 뻐 important par없neter of OTAs. For
the OTA in Fig. 7, there are two consπains in the σ없lsistors: First,외I σ·ansistors should
be turned on, which results in the following equation (H.l8a). Second, the assumption we
made for the above analysis was that all transistors should be operated in saturation; this
lead to equation (1I.18b) as follows:
-[에끊파)" - VTp]=• VB - Vn:) ~ Vd ~ (VB- Vn::) = [-.J(IBlkn) - VTp] (1I.18a)
-Vee +VB + Vds，와t ~ Vd12 =V1,2 ~Vee - VB - Vds，SIα
-Vee +VB +VTp ~ Vdl2 ~ Vee - VB - VTn
VB ~ 2VTn (lI .18b)
VB S 2VTn (1I.18c)
Whether the input range is determined by Eq. (H.18a) or (1I.18b) depends on
which range is smaller; this means that the maximum range is obtained if the two ranges
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in Eq. (11.18) are equ외 to each other. It also can뾰 seen from Eq. (11.18) that if a I따ge
VB is used, the range in (ll.18a) is improved but in Eq. (11.18b) is reduced, and vice
versa. So, VB is a very important par，따ne야r to determine the input range. Based on the
condition for maximum range and the relationship Vds，양t = VB - VTn for the σ'ansistor
which w퍼뾰 used to replace the current source IB, the following equation is obtained:
This results in
VB - VTI =2(Vee - 2VB + VTn) (ll.19a)
(2Vee + 3VTn +VTp)VB =' -- ~_.. -y' (II.19b)
5
만len， the maximum range is determined by the following equation
(2Vee - 2VTn - 4VTo) _.. _ (2Vee - 2VTn - 4\':η)!:.:.. S; Vd S;' ¥¥ S·· _yo (ll.19c)
If Vee = 5 Vand VTn = VTp = 0.7 Vare chosen, the differential input range, Vd' is
near 1.16 V with VB =2.56 V. Note that the equivalent input range for VIis only 0.58 V,
which is not enough fl아 speci외 ASP applications. Below, we will introduce two methods
for파lprovemen t.
Please note that the VB used in Eq. (ll.18) is Vgs,Ml and the VB in
Vds，s，α =VB-VTn is 1싱s，Ms' where Ms is the label for the σansistor used to replace the
current source lB. IfVgs,M1 =mVgs,Ms is considered,Eq. (11.18) becomes:
-(mV흙Ms - VTI) S; Vd S; (mVgs,Ms - Vn) (ll.20a)
-Vcc + (m + I)Vgs,Ms - VTn S; Vdl2 S; Vee - (m + I)Vgs,Ms + VTn (ll.20b)
As done before, se떠ng two ranges in (ll.20) equal results in
” 2(Vee +2VTIκp)
’ gs,Ms= 2+3m
짜z(Vce +2~짜D)V,,= ...." -2VT....
“ 2+3m ‘…F
(ll.21a)
(II.21b)
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Since
aVd 4(Vee +2VTp.n)
---= τ ~O.am (2+3m)2 ’ (11.22)
(11.23)
Vd is a monotonically increasing function of m. πtis means the input range enlarges with
m increasing. For Eq. (11.19),m = 1 was chosen; the input range, therefore, was small.
From Eq. (1I.21a), it is easy to obtain that
m= 2(Vee +2~때.n) 으
=---------
3Vgs,Ms 3
Equation (11.23) shows that m is an inverse function of Vgs.Ms' Therefore, a minimum
Vgs,Ms leads to a maximum m wI빼 results in a maximum Vd. Due to the consπaintfrom
Eq. (1I.18c), the minimum Vgs.Ms is equ외 to 2V7iκp' or 1.4 V, then m=2.38 for Vee =5 V
and VTp,n=0.7 V. πlis leads to Vd =1.93 V wltich is 66% larger than the input range we
got before, 1.16 V.
m = 2.38 can be easily obtained by choosing the ratio of the widths of Ms to Ml ,
or vice versa. For example, if the width of Ml, WM1 , is selected, the width of Ms, WMs'
can be obtain뼈 from the following equation:
(mVRS•ms - VTn)2
WMs =WMl ',._ 0 ‘… …’
(Vgs•ms - VTn)‘
(11.24)
So, the advantage of this improvement is that no additional circuit is needed. But,
the disadvantage is that input range is still relatively small.
’The second improvement is to change the OTA circuit in Fig. 7 slightly. Fig. 8
shows a new OTA [65] which, compared to the OTA in Fig. 7, contains only two addi-
tional π'ansistors ， M3 and M4 (please note that the numbering of the transistors in Figs. 7
and 8 is different) and two current sources IC2. With M3 and M4 and the current sources,
the input range of the OTA in Fig. 8,becomes
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Idd-S U
U1
UI'I'- -s v
a
힌웰프;효.M때ified aπangement of the뼈lsconductor circuit of Fig. 7.
-빠꿇=→Vc - Vn:) S Vd S (Vc - v:π)=표꿇
-Vee +VCl +Vds,sat S Vd/2 =V1,2 S Vee - VCl - Vets，s，α
(ll.25a)
(II.25b)
wherelc =ICl =IC2 withlcl andlc2 shown in Fig. 8. Vc is de파led as the voltage drop
between the nodes Vp and VM (see Fig. 8) and determined by the following equation:
VC=표파+표꿇+까I=파꿇+까I (ll.26쩌
Further
VCl =표파+ VTn (II.26b)
Obviously, as discussed before, the maximum range is obtained only if the two
ranges in Eq. (ll.25) are equ외. From this condition, the input range for the OTA in Fig. 8
can be calculated as
-2(Vcc - VTn,p)/3 S Vd S 2(Vee - Vnκp)/3 (11.27)
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with Ve = 2Vel = 2(Vee + 2\1.때，n)/3
If Vee = 5 V and VTn = l':때 = 0.7 V are still chosen, Vel = 2.135 V and
Vd = 2.87 V which is more than twice of that of OTA in Fig. 7. Note that, because Vel is
larger than 2VT, the above value is valid.
It sho띠d be pointed out that the OTA in Fig. 8 has the same line따ity as that in
Fig. 7. A brief analysis is given below.
Since
V 1 -V2=VM-VN=Vp-VQ=Vd
Vp-VM=VQ-VN=Ve
Then,
I1* =kqf(Vd+VC-VTZ)2
12*=k.행 (Ve - Vd - Vn:)2
Therefore,
10띠* =/1 -/2 =4k，뼈Ve- Vn:)=4、짧쿄Vd
(ll.28a)
(IT.28b)
(1I.29a)
(lI.29b)
(IT.30)
The advantage of this improvement is that the input range has more than doubled.
The disadvantage is that an additional four σansistors are used so that the silicon area is
larger and power is almost doubled.
Obviously, the above two improvements can be combined together to ob없in 떼
ever larger input range. 깐Ie proof is not provided heπ.
B. Simulation Res미ts. In order to verify the above analysis, the OTA in Fig. 8
was built with current mirrors and output stages (see Fig. 9). It was simulated by
TSPlCE, a SPICE with Tektronix interface environment, with a semi-empirical curve-
fitting ιev려 3)mod터. πIe p하ameters ofthe MOSFETs used are VTn = 0.798 V, VTp =-
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0.914 V,μnCoxl2=66.0μAIV2 ， and μIpCoxl2=24.7μA 1V2, and the gate lengths are 36
pm for all σ없lsistors. πIe gate widths for N-channel π없lsistors are: WI =W2 =Ws =
W8 =8 pm, and for P-channel 圖: W3=W4=W6=W7=2 4，μm. By choosing Va =-
3.65 V, m =2.64 can be obtained from Eq. (ll.23) and WMs =202μm for N-channel
transistor and WMs =841 μm for P-channel can be calculated from Eq. (ll.24). Because
the channel width for P devices is too large in practice, W9 =W10 =200뼈% and
W11 = W12 = 500뼈% was used. For this choice and 土5 V power supply, the simulation
results in Fig. 10 indicate that this OTA has a good linearity as expected and the differen-
tial input range is near 土3 V with less than 1% nonline따ity error.
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Fi밑Ire. 10. SPIC표 simulation πsults for the circuit in Fig. 9. <1> DC
n따lsfer cuπe ofthe ouφutcurrent<2>다ne없ity error expressed as a per-
centage of the full-scale DC current.
ll.2.2. NMOS Cross-Coupl해 P없rs
The OTA discussed in the last section has high linearity over a relatively large
differential input range which may, however,not be large enough for some special appli-
cations. The main limitation there is expressed by Eq. (lI.18a), due to complementary
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transistors used in cross-coupled CMOS p없rs. In the other words, although the different
mobilities of P-channel and N-channel de꺼.ces do not cause any problem in a cross-
coupled CMOS p없r configuration [47], the different channel widths will cause a different
degree of process tolerance. For example, the P-channel de끼ces with W =24찌n (used in
the OTA in Fig. 9) will have different process tolerances with the N-ehannel devices with
W=8찌n. So, in order to avoid the above two problems, an OTA with an NMOS cross-
coupled pair will be introduced in this section.
A. Basic Principle. 만le OTA proposed here, shown in Fig. 11 [64], contains only
NMOSFETs instead of the cross-coupled CMOS p허rs used in the OTA in Fig. 7.
Because of this change, the p피lciple of operation of this OTA is different in a fundamen-
tal way from that of the one in Fig. 7. For example, the current II of the OrA in Fig. 11
equals the sum of the drain cuπ'ents of M3 and M4 , i.e., II =Id3 + Id4 , but in the previ-
ous OTA, II =Id3 =Id4. Also, the OrA in Fig. 11 is a class A뻐lplifier， but that in Fig.
7 is class AB.
100 • s U
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Figure.11. Linear σansconductor circuit base on NMOS cross-coupled p려rs.
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When 떠l σansistors in Fig. 11 work in saturation, the 마ain currents of M3, M4,
M5, and M6 can be expressed as
Id3 =kn(V1 - Vss - Vrn)2
IdS =kn(V1 - Ve - Vrn)2
Id4 =kn(V2 - Ve - 찌꺼)2
Id6 = kn(V2 - Vss - Vrn)2 σ1.3 1)
where kn and Vrn were defined in Eq. (n.IO). Note that, because M It M2' M7 and Mg
carry the same currents (source followers configuration), the relationship that
VI - VM = V2 - VN = Ve - Vss was used for deriving Eq. (ll.3I). Note that Ve used here
is defined in Fig. 11.
As done in the last section, the differential output current lout can be obtained by
usmg a current mrrror:
lout =/1 -/2 =ld3 +ld4 -IdS -ld6 =2kn(Ve - Vss)Vd σ1.32)
where Vd was defined in 돼. (II.I4a).
It can be seen from 펴. (n.32) that this OTA has perfect I뼈피e뼈ari따ty with a constant
tra없n뼈scon띠d마uc따tance’
gm =2kn(Ve - Vss )' (11.33)
Similar to the OTA introduced before, the value of gm can be tuned by changing the DC
bias voltage Ve•
It can be seen that there are two advantages of this OTA over the OTA in Fig. 7.
First, the same kn used means all transistors in Fig. 11 are identical because they are all
NMOSFETs. This results in easy control of pπκess tolerances, but this cannot be σue
for the CMOS p없rs. Second, it can be seen .that, from Eq. (11.33), gm of this OTA is
independent of Vr which is also a process-dependent p값없let하， but gm in either Eq.
(ll.l7) or (ll.30) is dependent on Vr. Therefore, gm of this OTA is easier to control in the
face ofprocess tolerances than a CMOS p외r.
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Considering linear input range, it can be seen from Fig. 11 that the only res머c­
tion is that all σansistors of the OTA should be operat l려 in the sanπation region. This
means that the differential input voltage must fulfill the condition
IVdls 2(JVcI- Vr) σ1.34)
For Vcc =5 V and Vr =0.7 V, in order to guarantee transistors M7 to M8 to be on, the
때처mum !Vcl is 4 V. This results in the. maximum dynamic differentiallinear input range
to be as large as ±6.6 V,which is larger than that of any OTAs introduced before.
In addition to the large input range, this OTA외so has extremely high 파le따ity.
From Eq. (ll.31), the output current with respect to the input voltages Vh 10,V1, or to V2,
10,V2' can be obtained:
10,VI =ld3 -ld5 =kn(Vc - Vss)(2V1- 2Vrn - Vc - Vss) (II.35a)
10,V2 =ld6 -ld4 =kn(Vc - Vss)(2V2 - 2Vrn - Vc - Vss) (lI.35b)
From Eq. (II.35a), it can be seen that I，ιV1 is a linear function of V I with a DC
offset; this means the first-order nonlinearity is canceled already by subπacting I d 5 from
Id3 . A similar argument applies to IIι V2. In addition, because IIιVI and Io,V2 are exactly
symmeσical in V I and V 2, respectively, another subtraction between 1o,V1 and I，αV2 W피
not only cancel the DC offsets but also higher-order nonlinearities in 10따 (see Eq.
(11.32». πlis results in an extremely high linearity which will be proven later with SPICE
simulations based on Level 3mod，려.
B. Simulation Results. πle OTA in Fig. 11 with a proper current miπor was
simulated by TSPlCE with Lev리 3mod려 forhi방1-0띠erno떠i뼈rity considerations. π1e
없nsistor model is the same as that used in the last section, and the sizes of all σ없lsistors
are W =L =1O)Un. Vcc =-Vss =5 V and κ =-4 V. πle simulation results in Fig. 12a
show that the linearity error of the proposed OTA is only 土0.1%over a differential input
range as 1따'ge as Vd =±3.8 V, and increases to only 土0.7%in Vd =土6.4 V which is close
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to the value predicted by Eq. (ll.34) because there are no additional non-삐ear errors
caused by high-order nonlinearity. Outside this 때ge， as assumed in 펴. (ll.34), the
line삐ty becomes worse. When 6.4 V slVdls 7.8 V,0퍼y M4 and M5 are off, but 외lother
따nsistors are still in saturation. SO， lo.찌 does not saturate but equ떠S Id3 - Id6' After
IVdl~ 7.8 V, i.e.,μI~ 3.9 V, i =1, 2, Vgsl and Vgs2 become non-cons없nt because M7 and
M8 enter the triode region; this 11없ds to the 파1앓rity of the OTA becoming very poor.
When IVdl~ 8.4 V, M3 and M6 are turned off and 10따 goes to zero맑du때y as c뻐 be
seen from Fig. 12a.
πIe simulation results in Fig. 12b 떠so show that the transconductance of this
OTA can be tuned by a factor 3, with Vc changing from -4 V to -2 V. Note that the linear
input range decreases with decreasing I따 consistent with Eq. (ll.34).
Besides tunability, another important OTA p하따neter is frequency response. It
can be seen from Fig. 11 that there are only four internal nl때es A, B, C, and D in the
OTA and even the nodes A and B are not σitical because they are the outputs of source
followers. Thus, the new OTA is expected to have good frequency response. In fact,
SPICE simulation results (see Fig. 13) indicate that f(-3dB) = 63 MHZ for channellength
L = 10 pm and f(-3dB) > 240 MHZ for L = 5 pm. IfL is chosen smaller, the frequency
response increases further, but line따ity is worse. Therefore, there exists a tradeoff
between line하ity and 한equency response: larger channellength results in a smaller chan-
nellen밟1 modulation parameter which, in turn, leads to smaller variation of (1 +λVds);
πIUS， higher linearity and larger linear input range is obtained, but poorer frequency
response.
ll.2.3. Conclusions
In the last two sections, two OTAs were introduced and linearity and linear input
range of each OTA had been뻐떠y쟁d in detail. Generally, they both have 띠ce frequency
responses, because each ciπuit contains few internal nodes; this had been discussed in
<1>10써 <2> Line하ity Error
lS0u I 6'
SOu
100u "1 1\
0-
-SOu "1 -2
-100u "1 -1\
-150u -6
-10 0%
떼
s 10-s
10쩌
i
(/
/
-/
----
/-/
/
---
/
/
Jr
--
/ι-·Jf
-
/?jr
-
/4-
”-
300u
200u -:
100u
o
-100u
-200u
-300u
-6 -4 4
‘
-2 o 2
Vd
(b)
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Figure.13. The simulation results for the frequency responses of the 01’A
in Fig. 11 with L = 10 pm (rt) orL = 5 pm (1'0).
Section II.2.2. Tuning is easy to implement by varying DC bias voltages, which was also
shown in Section II.2.2. Next,consider the common mode signals.
It is seen from either Fig. 7 or Fig. 11 that the circuit structure of these OTAs is
not based on a differential pair, common-mode input signals, therefore, will be amplified.
If two input signals are p따'ely differential voltages with common-mode voltage Vern ,
such as VI =Vern + Vd/2 and V2 =Vern - Vd/2, the amplified Vern will be cancelled in Eq.
(II.17) or Eq. (11.32) and the ouφut currents of the OTAs will be still purely 바fferenti따.
This means the line맙ity of both OTAs will not be distroyed and the only problems are
more power consumption and the reduced input range; the latter 외so happens to the OTA
built by ditTerential pairs. Note that process t이er없lce is not considered here, because it
happens to all 띤pes of circuits, not particularly to the OTAs discussed here.
If the two input signals are not as described above, but are the totally different,
the linearity of these OTAs may be poor due to the amplified common-mode sign외S
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뼈sting in the output currents. In the following, the two OTAs will be analyzed
separately, because they have different results.
First, consider the single input case in which one input signal is applied and
another is connected to ground, such as VI =Vd and V2 =O. Ideally, because 와l σansis­
tors in both OTAs are in the saturation re믿on， the equations (ll.l2) and (ll.35) are s피l
tme. 까lis leads to equations (fl.l?) and (ll.32) being true and the ouφut currents sup-
posedly linear with the input voltage Vd.
But, in practice, an analysis may be needed to determine the 파Ie따ity based on
the operating points because AC output cuπent is determined by the small-signal model
in which the AC signal is only valid in a small range near the DC operational point. For
different DC operating points, the AC output cuπ'ent will be different even for the same
input voltage. Note that this point cannot be seen from equations (IT.IO) and (ll.31),
because these equations are only for large signals and only for the first-order approxima-
tion model of MOSFETs. In Fig. 14a, SPICE simulation res띠ts based on a third-order
model show that the cuπents in σansistors M3 and M5 of the OTA in Fig. 11 are dif-
ferent and the nonlinearities cannot cancel each other.
It should be pointed out that the nonlinearity caused by DC operating points will
cancel if differential inputs are applied to the OTAs. It stands to reason that the currents
of all σansistors M3 to M6 change with input voltage so that the nonline따ity of M3 is
canceled by that of M6 (Note that 앙ley are at the same DC bias.) and the nonlinearity of
M4 is canceled by that of MS.
For the OTA in Fig. 11, because V2 =0, the AC currents in the transistors M6
and M4 are zero. πlis results in the output cuπent I.αa being det하mined by the AC
currents in M3 and M5. Due to M3 and MS operating at different operating points, such
as Vgs3,O=-Vss and Vgs5,O=-Vc, the 00φut Cllπ'ents Id3 and Id5 are different. πleDC
components in M3 and M5 can be cancelled by those in M4 and M6, but the AC mode
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Figure.14. SPICE simulation res띠ts for the OTA in Fig. 11 with an asym-
metrical input signals: VI = V;삐 삐d V2 =0: (a) πIe dr와n cuπ'ents of the
σansistors M3 and M5, id3 and idS, and (b) the total output current, id,
뻐d transconductance,dif(id).
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cannot be cancelled because there are no AC components in M4 and M6. This leads to
the total output currentt lout, becoming nonlinear which has been verified by the SPICE
simulation results shown in Fig. 14b.
For the OTA in Fig. 7t the AC currents in the σansistors M4 and M6 are not zero
even if V2 =0 because they are resσicted by the currents in M3 and M5, thus
IM4 =IM3 따ld IM6 =IMS (1I.36a)
ActuallYt it can be seen from Fig. 7 that although both V2 and VN are AC ground when
V2 =Ot the voltages Vgs,M 4 and Vgs,M 6 are not constant because they are restricted by
Vgs,M3 +Vgs,M4 =Vd +VB and Vgs,M5 +Vgs,M6 =Vd +VB (l1.36b)
The relationship in Eq. σ1.36) has the same format as the relationship of the differential
pair; thereforet the output current of the single input for the OTA in Fig. 7 is the same as
that of the differential inputs. This means the linearity of single input will not be dis-
torted for the OTA in Fig. 7 at all. But, because M3 is NMOS and M4 is PMOSt not both
devices are NMOS in the differential pair, near two third of Vd drops on Vgs,M4 and only
one third drops on Vgs,M3' This results in the linear input range being reduced. Alsot as
there is no DC cuπent source used to limit the total DC currentt the power consumption
may increase. ’The above analysis is 외so proven by SPICE simulation and the results in
Fig. 15 show that the linearity of this OTA with thesingle input is as good as that with
the differential inputs and the input linear range is reduced and shifted to left.
Second, consider the case that two input signals having different magnitudes, for
example VI =1.5Vd and V2 =O.5Vd. For the OTA in Fig. 11, although the AC currents
in all transistors are not zero and the DC ope~ting points of M3 and M6 (also M4 and
M5) are the samet the output line따ity is still disσ'Dyed. It can be seen from Fig. 16a that
the AC current in M3,13 t is different from that in M6t 16 , so the nonlinearities in 13 and
16 cannot cancel each other. Although the applied voltages to M3 and M5 are the same,
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Fi j!;ure. 15. πle simulation results for the total output current, id, and σan­
sconductance, dif(id),of the OTA in Fig. 7 with VI = Yin and V2 = O.
the nonlinearities of1M3 and 1M5 still cannot cancel each other because the DC operating
points of M3 and M5 are different. The same situation exists between M4 and M6.
Therefore, the output line따ity is distorted and this conclusion is shown in Fig. 16b.
The above situation does not exist in the OTA shown in Fig. 7. The reason can be
understood from the analysis to single-ended case; Eq. (11.36) is actu떠ly true for any
kind of input voltages. Therefore, the applied AC voltages to M3 and M6 (，외so M5 and
M4) are the same and the DC operating points of M3 and M6 are the same, the ouφut
linearity, therefore, is maintained as for the differential input case. Same as in the single-
ended case, the linear input range will be reduced. This conclusion is shown in Fig. 17.
The final conclusion is that the line없ity of the OTA shown in Fig. 7 is not sensi-
tive to applying any kind of input signals, just as a differential pair. Although the OTA in
Fig. 11 is 떠so independent of the input wave forms in a first-order approximation but
depend on it for the second-order approximation, the line하ity is distorted. On the other
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Fi민:rre. 16. SPICE simulation results for the OTA in Fig. 11 with asym-
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Figure.17. 까Ie simulation results for the total output CUIπnt ， id, and σan­
sconductance, 파f(피)， of the OTA in Fig. 7 with VI = 1.5V1삐 삐d
V2 =O.5Vin.
hand, the linear input range for both OTAs is reduced more than for a differential p없r
when input signals are non-symmetrical, and the power consumption is 외so larger than
in a differential pair because the common-mode input voltage is 없lplified in cross-
coupled,but not in differential-pair OTAs.
To avoid the above problems, one choice is to use an input converter circuit
which can convert inputs with any kind of wave forms to inputs with purely differential
signals. A second choice is to build an OTA by differential p없rs. ’The first choice will not
be discussed in this dissertation 때d will be a further research topic. The second choice
will be discussed in the next section.
11.3. TRANSCONDUcrOR BASED ON ·MULTIPLED표'FERENTIAL PAIRS
As discussed before, an OTA based on differential pairs cannot have its two out-
puts of the forms (a + b)2 and (a - b)2, because the two.ouφut currents are consσ떠ned
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by each other. πtis results in that the techniques for linearization based on
[(a +b)2 - (a - b)2] cannot be app뼈 to differential p없 without de짧뻐19 linearity.
But, the advantages of the differential p없r are so atσ'active that a large amount of
research has been done. Another technique for linearization applied to a differ’'ential p머r
is negative feedback. But,methods for this technique either have poorer파Ie없ity than the
technique employing [(a + b)2 - (a - b)2] or have a smaller linear input range. π피sis
pronounced in FETs because gm/l is much lower than it is for bipolar뼈lsistors.
In this section, a new approach, labeled current tU뼈ltion/subtraction ， [60, 144] is
introduced for the design of a CMOS OTA with improved 파Ie하ity over a very large
input range. 깐Ie mothed 강an be expl와ned by the tecm피que [(a +b)2 - (a - b)2], but the
limitation of DC tail current (see Fig. 6) is reduced by using an additional differential
p려r. 까lis method is based on the p바lciple of, and is easy to explain by, negative £야d­
back. πIe approach has three features: 1) the result is independent of the first-order
model of the σansistors ， 2) the input range can be designed to be very wide, and 3) the
approach is a general design method which can be applied not only to CMOS, but to
other technologies as well.
1l.3.1. Basic Principle
’The circuit of a differential pair is shown in Fig. 6, and its output cuπent and its
없nsconductance for n = I is given in Eq. 따.6). It was also mentioned there that a파lear
inputrange is defined in Eq. (1l.7).
A more useful expression, comp따ed to Eq. (11.7) can be ob않ined by defining a
DC voltage,VI,such that
-VI S; Vi S; VI (ll.37)
is the range in which the current /0 is approximately linear. For example, if the nonlinear-
ityeπ'orof /0 is때U뼈 to be less than one percent,까 =0.14빠과 [45].
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When n ¢ 1, the circuit in Fig. 6 becomes a mismatched differential pair. ’TheDe
currents in the σansistors Ml and M2 are nI and I ,respectively. Thus, current 10 is res-
σicted to have a maximum value I and a minimum value -nI, 없ld a complete expression
for 10 can be shown to be
where
I
kVi2 1a
ι =i -2<XlkV~ + <x2따1Vi(l- <X3 ... ~' )
-nI
Vi~V2
-V1 S; Vi S; V2 (II.38a)
Vi S; -V1
and
<Xl= 파얀삭 <x,=걱E- @=--E
i (n+1)2 ’ “ (n+l) ’ ‘성 (n+l)2
I , n + 1 , .112
V1 =[i(n + 1)] , V2 =[도(수)]
(II.38b)
(II.38c)
(11.39)
It can be seen 잠om Eq. (11.38) that μ becomes a nonsymmetrical function of Vi
when n ¢ 1. For n > 1, the small-signal range of 10 is shifted to the left, i.e., towards
negative V j, because V2 S; V 1- For n < 1, the range is shifted to the right since V 2 ~ VI.
Thus, the center of the small-signal range can be shifted to the right or left of the point of
ori밍n， Vi =0,by a distance approximately equal to
1.1 .....112 ••• 1 .1'2
Vs =~ IV1 - V 21=~ [:-<n + 1)] 11 - ( ~ ) I2 L k
까lis results in the linear range of the mismatched differential p허r with n > 1 being lim-
ited now by
and for n< 1 by
-Vs - 까 S; Vi S; -Vs + VI (II.40a)
Vs - VI ::;; Vi ::;; Vs + 까
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(11.40b)
From Eq. (11.39), it can be seen that Vs is a function of n, so that the position of
the linear range of10 can be controlled by the designer via choosing n.
Note that, in practical designs the case n < 1 is not obtained by reducing the
width of transistor M1 by a factor n, but by inteπhanging σansistors M1 and M2 in Fig.
6 with n > 1. Then, the cuπent 10 for this C8.se becomes
nl
kVi2 1/2
μ =~ 2aIkVr+α2과1Vi(l- a3 "'~~ )
-I
Vi ~VI
-V2::;; Vi::;; VI (11.41)
Vi ::;;-V2
with n > 1, and the center of the small-signal range, Vs' is still detennim펴 by Eq. (11.39)
with n > 1. But, because the width of Ml is less than that of M2, the linear range is res-
σicted by Eq. (IT.40b) instead of Eq. (1I.40a); this is why the boundary values of10 in Eq.
(IT.41) are interchanged from those of Eq. (11.38a). In the following, the case "n < I" is
always understood to mean this situation with 10 being represented by Eq. (ll.41) and n
being larger than unity.
In order to verify the above analysis, the circuit in Fig. 6 has been simulated by
SPICE for n > 1 (W I =9W and W2 =W), n < 1 (W I =W and W2 =9W), and n =1 (W I
=W2=4W). ’The reason for choosing a I따ge width for n =1 is to keep the curve for n =
1 distinct from the other ones. ’The simulation results in Fig. 18 show that the curves for
Io have the shapes discussed above and that ι and Vs are not only functions of the bias
current I , but also of the ratio n, as expect잉. Note that, as discuss굉 above, for the case
"n= 융"， V I 뻐dV2 圖 C외cula때 by펴 (II.38c) with n =9
Now consider adding the ouφut currents of a differential. pair with n = 1 and
another one with n > 1 and Vs =2VI ; then, from Eq. (IT.37) and Eq. (II.40a), the linear
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Fi밑Ire. 18. SPICE simulation results for the output current of a gener，외
unsymmeσical differential-pair in Fig. 6,10 ,with n > 1 (w 1 = 27 pm뻐d
W2 =3 pm), n < 1 (W1 =3 pm and W2 =27 pm), and n =1 (w1 =W2 =
15pm).
range for this combination is ideally enlarged to -3VI S; Vi S; VI. If one more differential
pair with n < 1and Vs ::: 2VI is added to the above combination, the linear range becomes
-3VI S; Vi S; 3V/. Extending this concept, if the output currents of one matched differential
p없rand (m-l) dis마lct differential pairs with asymmeσical ， equ외， and nonoverlapping
linear ranges are added, the linearity can be improved and the totallinear range could be
increased to - mVI S; Vi S; mV/, subject to limits imposed only by power supply and bias
currents. of course, this is only an ideal result because the nonlinear range of one dif-
ferential pair tends to desσoy the linear ranges of other pairs. In practice, according to the
relationships among the ouφut CUIπn18 of each differential p빠 and the total ouφut
current, the centers and widths of each linear range and the magnitudes of each output
current must be properly selected to minimize the nonlinear effects. πIe design con-
siderations and trade-offs will be discussed in the following in connection with a practi-
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cal circuit.
ll.3.2. Practical Desi밑1
깐le circuit in Fig. 19 has 뾰en designed according to the above considerations
with m =3, i.e., three differential p없rs. πle first mismatched pair contains the σansistors
Ml and M2 with its 파1없r range shifted to the left of the ori밍n， Vi =0, because n > 1.
’The second p떠r (M3, M4) has its 파lear range shifted to the right. As mentioned above,
when the cuπents of the two p없rs are added, the nonlinear range of one p없rmay destroy
the linear range of the other p없r. To avoid this effect, the distance between the linear
ranges of the two p떠rs is chosen so far that the nonlinear range of one p려r does not over-
lap the 파lear range of the other. This can be done by choosing a large n according to Eq.
(11.39). πle possible problem caused by this aπangement is that there may e찌st a very
bad line없ity in the region near the origin (Vi =이 since that region contains only the non-
linear ranges of both pairs. To investigate this question, consider the sum of output
currents of these two p없rs， ι.1+2:
(n+l)1
kVi2 1l2
/+2α1kVF + a2따IVi(l- α3-f->
kVi2 1a
10 • 1+2=~ 2Cl2짜1Vi(l- (X3 "'~; )
kVi2 1a
-I - 2(Xl kV? +az따7Vin - a3-F-)
-(n+l)1
Vi ~Vl
V2 ~Vi ~Vl
lVil :s; V2 (ll.42떠
-V1 ~ Vi :s; -V2
Vi ~-Vl
From Eq. (ll.42a), it c뻐 be seen 야tat， 빠아gh 야le center range, !Vil :s; V2, contains only
the nonlinear ranges of two p없rs， the linearity there is actually improved, not worse,
because the nonlinearities of the two p떠rs cancel each other. Indeed, if n ::. 1, (X3 ::: 0,
then the current 10 .1+2 in !Vil :s; V 2 becomes a linear function of Vi with σ뻐sconduc빼ce
2따따. From Eq. (ll.42a), the sum of the σansconductances of these two p빠sc때 be
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calculated as
gml +gm2=
kVi2 1l2 kVi2 -1l2
따얘감{[2(1- a3-r-)] - [2(1- a3-r-)] }
kVi2 1a kVi2 -1a
4CXl kVi + «x2꿇강([2(1 - CX3 -r-')] - [2(1 - CX3 -r-')] }I'~ ~， -., 1
O
!Viis V 2
V2 S !ViI SVl
otherwise
σI.42b)
Equation (II,42b) indicates two problems: (i) Although gml +gm2 is almost independent
of Vi in the center range as mentioned above, the maximum value of gm 1 + gm2 in that
range is less than that in the other range, (ii) gm 1 + gm2 is approximately a linear func-
tion of Vi in the range V 2 되Viis V I , In order to solve these problems, a matched dif-
ferential p떠r should be added because its σansconductance ， Eq. (II.6b), is almost con-
stant in the center r뻐ge lVil S VI and is a line값ly deσ'easing function of Vi for씨>VI'
After the current of the matched differential p떠r (M5 and M6 in Fig. 19) is added to
10 , 1+2 , a good compensation of nonline뼈ty of gm 1 + gm 2 can be achieved for a fixed n if
the height and width of the transconductance of M5 and M6, labeled gm3 , are properly
chosen.
Figure 20 shows the SPICE simulation results for the individual transconduc-
tances gmb gm2 , gm3 , and gml +gm2 with Level 3 model parameters as used before.
Here, a semi-empirical c따ve-fitting model is used for being able to consider high-order
nonlinearities, It can be seen from Fig. 20 that, in order to fill the "hole" of gm 1 + gm2 in
the center range, the height of gm3 should be chosen by carefully selecting the widths of
M5,M6, and M13 (the current source) in Fig. 19 as
gm3(0) =gm2(VEM) - [gml (0) +gm2(0)]
VEM is the voltage at which gm2 has its maximum value.
(1I.43a)
Also, in order to improve gml + gm2 in the other ranges, the total width of gm3
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Fig따e.20. SPICE simulation results for the σ'ansconductances g까 1 ， gm2,
gm3 ,and gm 1 + gm2 in the OTA in Fig. 19.
should be chosen to equ외 2VEM, that is
gm3(Vi):: 0 for lViI~ VEM (1I.43b)
Ther，어uired "shape" of gm3 C때， in p파lciple ， be found from Eq. (11.43). But VEM
is a solution of a sixth-order nonlinear equation and, as a result, Eq. (11.43) is difficult to
solve. Also, as an important factor, even κ the required channel widths of MS, M6, and
M13 are calculated from Eq. (11.43), they will differ, in practice, from the actual values
needed because the calculated widths are based on the first-order model of the σansistors.
Thus, Eq. (ll.43) is only used to illustrate the existence of an optimum result but a solu-
tion will not be attempted. Rather, the method used to find an optimum solution for a
fixed n is to a폐ust the shapes of gm 1, gm2, and gm3 by properly choosing the ch때nel
widths of Ml to M6 and the DC bias currents 1 13,114,and 115 through SPICE simulation
with Level 3 models.
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When the output currents of pairs one, two, and three are added as shown in Fig.
19, the total output current is
lout =ι1 +10 2 +10 3 (11.44)
The reason for using the connection for current addition shown in Fig. 19, rather than that
in Refs. [42, 6이， is to make the currents in M7 and M8 symmeπical in order to facilitate
the design of a differential output structure. Note that the currents in M7 때dM8 inFig. 3
of [42] are not symmetrical, so only a single-ended output OTA can be built.
For SPICE simulation, the MOSFETs used are the same as those used before. The
optimum widths of the σansistors are shown in Fig. 19 and all channel lengths are 3.5
μm. ’The power supply is 土2.5 V, and the bias current Is =120 뻐. For this choice, the
total output current lour in Fig. 21a indicates that the circuit has almost perfect linearity
over a very I따'ge d~游rential input range, and the corresponding σansconductance gm
shows that the nonlinearity of gml + gm2 in Eq. (II.42b) is effectively canceled by gm3.
In Fig. 21a, peaks <1>, <2>, and <3> of the gm curve are generated by the centers of the
linear ranges of lob 10 2, andl0 3' respectively. Peak <4> is caused by the overlap of the
nonlinear ranges of 101 and 10 3, and peak <5> by those of 10 2 and 10 3. By this arrange-
ment, the linearity error is controlled to 土0.35% over an almost 土3 V p-p 바fferential
input range as is shown by the simulated results in Fig. 21b.
Due to the limitations of the r，없lcuπentso따'ces (M13 to M16) used, the differen-
rial linear input range is resσicted to ±2'(VDD - Vr - Vds 14.sl따). 깐IUS， if the channel
width of M16 is I따'ge enough to make Vgs16 and, therefore, Vgs14 close to the threshold
voltage Vr, Vdsl4.Sal can be as low as the minimum value of Vds.sal which typically
equals 0.25V. Therefore, the maximum differential linear input voltage that can be
reached for this circuit with VDD =-Vss =2.5 V is appro처mately 2，(土1.5) =土3 V. This
conclusion is verified by the simulation results in Fig. 21a.
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Fi밍1re. 21. The simulation results for the circuit in Fig. 19 with
VDD =-Vss =2.5 V and Is =120 μA. (a) 까Ie transfer curve of the total
outputcuπ'entIo따 and the to띠1 transconductance gm' (b) Lin않rity error of
IOlll expressed as a percentage of the full-scale current I14.
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Note from Eq. (11.39) that a wide linear input range r，여U此s a I따ge value of n to
obtain a large Vs (n :: 22 in this ex따nple); but, a large n may result in large process toler-
ances which are difficult to control in practice. As larger process tolerances lead to worse
line하ity， there exists a σ'ade-off between the width of the linear input range (requirement
of a large n) and the sensitivity of linearity (need for a small n). If it is possible to choose
model p없-ameters ， one may use a low transconductance par없neter k. 만le reason is that,
from 펴. (11.39), a small k results in I따ger Vs' which in turn leads to a I따ger 파le하 input
range (but 외so a lower value of gm).
An alternative method leading to small n is current subtraction in which the
current of the differential p없r three (M5, M6) is subtracted from the sum current of
other two mismatched differential pairs instead of added as done in current addition. This
scheme can easily be implemented by interchanging the drain tenninals of M5 and M6,
i.e., by connecting the drain of M5 to the drains of Ml and M3, and the drain of M6 to
those of M2 and M4. As was pointed out earlier, for small n the nonlinear range of one
mismatched pair overlaps the linear range of the other mismatched p없r， resulting in a
large nonlinearity in gm 1 + gm2 near the center region, Vi = 0; this situation is shown in
Fig. 22 by the curve gm1 + gm2 with n =4. In that figure, it is also indicated. that the non-
linearity of gm 1 + gm2 can be effectively canceled by subtracting a properly chosen gm3.
Equation (11.39) shows that small n results in small Vs and, in tum, a smalllinear
input range. On the other hand, large n leads to gm1 +gm2 having the shape as shown in
Fig. 20, only the current addition method can be used and current subtraction method
leads to poorer line없따. So, the conclusion is that, if current subtraction method is used,
n cannot be too large and, also,n cannot be too small. Therefore, there exists an optimum
value of n for the best cancellation of nonlinearities over a maximum linear input range.
Note that this situation is different from that in current addition where a range of values
of n can be used to achieve a desired input range.
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Fi밍.Ire.22. SPICE simulation res띠ts for the transconductances gml ,gm2,
gm3 , and gml + gm2 in the OTA with cuπ'ent subtraction.
It can be obseπed from Fig. 22 that the best choice for the largest input range
with the best possible line따ity is to choose gml and gmi to have their maximum values
approximately at the voltages -V2 and V2, defined in Eq. (II.38c), respectively, which
means that -VEM =-V2 for gml; thus
dgm1 d2Io1 ~
찌'j - 찌/i2 V at Vi =-V2 (11.45)
As mentioned above, in current addition, the "shape" of only gm3 needs to be
a피usted for the best cancellation because n can be chosen at any value; this is not
difficult to implement by SPICE simulation. But, in cuπent subtraction, the "shapes" of
gm3' gm 1, and gm2 m\lst be adjusted for goc퍼 compensation; consequently, to find the
optimum solution for this multidimensional problem by SPICE simulation without a
good starting point is more time consuming.
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Using the first-order transistor model and solving a seventh-o떠er equation, the
solution of (li.4S) can뾰 calculated to be n ::: 4.2. Mter n is found, the equations deter-
mining the best "shape" of gm3 are the same as those used in current 때dition. πlis
means Eq. (li.43), with VEM = V2, is 외so v떠id in cuπ'ent subtraction for s터ec파19 the
widths W5, W6, and W13. 까Ie calculated results, for n = 4.2, give W5=W6::: 1.2·W2
and W13 뚱O.3·W 14. of cour없 as mentioned before, these results are ob때ined from cal-
culations based on a first-order σ없lsistor model and, in practice, have to be a폐usted
slightly when the circuit is simulated by SPICE with a Level 3 model.
The above optimum numbers were checked by SPICE simulations with the same
σansistor par따neters and the same power supplies used in cuπ'ent addition. For thrεe 벼f­
ferential p외rs and current sources with the widths as: W1 =W4 =32 pm,W2 =W3 =8
pm, W5 =W6 =10 pm, W14 =W15 =400 pm, W13 =95 pm, and W16 =200 pm, the
simulation results in Fig. 23 show that the circuit has almost perfect linearity with the
linearity eπ'or less than ±O.2% over the ± 2V differential input range. Outside that range,
the linearity becomes bad very quickly, because the operations of the input transistors are
out of the op빼um range. Comp빼g these results with those in Fig. 21a for current
addition leads to the conclusion that the파leari양 of CUITent subtraction is better than that
of current addition, but the line하 range of the former is less than that of the latter. πlis
result is as expected and can뾰 usedas a σade-off in OTA design.
In the simulations, n = 4 was used which is very close to the predicted number,
and 외so W5 is close the optimum value. αuy W13 is less than the optimum number by a
factor 0.2; the discrepancy is caused by the first-ordeτ σ없lsistor model used in the calcu-
lations and 외so by the nonlinearity in the cuπ'ent mirrors,M7 and M9,and M8 and MlO.
n.3.3. Other Considerations
A. Tuning. Although 암tree current sources,M13 to MIS, are used in both circuits,
tuning, as a basic function of OTAs,is not affected and works well. Also, tuning does not
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Fi밍Ire.23. πle simulation results for the σansf받 curve of the to뻐louφut
current lout and the total σansconductance gm of the OTA with current
subσaction.
destroy the line따ity of the OTAs because the DC bias currents in 외I current sources can
be changed proportionally, 꺼amirroring the master control cuπ'entls ' The σ'ansconduc­
tance magnitude can be changed simply by varying the bias current ι in the cmπnt
source, or, if this source is built by a transistor Ms' by varying the gate voltage of Ms.
The simulation results in Figs. 24a and 24b show that the ouφut currents of both circuits
can be changed over a wide range by v없ying Is, and that the linearities of both circuits
are maintained over the whole tuning range. Of course, the linear range is reduced with
decreasing Is , because reducing Is decreases the maximum available bias currents of the
differential pairs. Note that, in Figs 24a and 24b, Ibias represents the DC bias current 114
in M14 which is equal to Us'
The above tuning changes the magnitude of the transconductance and, therefore,
varies the frequency parameters of filters, ωIe=gmlC. As mentioned in the introduction,
besides magnitude tuning, the phase of transconductances must be 외so changeable for
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Figure.24. SPICE simulation results for OTA tuning of the magnitude of
gm by v하피ng Is, Ibills =21s' in Fig. 19. (a) Current 뼈dition 뻐d (b)
current subtraction.
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controlling the phase-sensitive quality factors. For this p따pose， two RC series branches
shown in Fig. 25a are connected between the nodes "a" 뻐d "b",and between "c"뻐d "d"
of the OTA (see Fig. 19), respectively. In Fig. 2.25b, the resistor R is replal야d by a
NMOSFET MR operating in the tri때e region, so that the equψ외ent RC time constant,
which determines the phase of the transconductance, can be v떼ed by the DC control
voltage Ve. To be able to v하ify this conclusion, an integrator is built by the OTA in Fig.
19, tenninated in a capacitor, as shown in Fig. 3b, with the v때ue CL =5 pF. Choosing
C =O.3pF and WR =5μm， the simulation results in Fig. 25c show that the phase of the
integrator can be effectively changed from five degree phase lag to 6 degree phase lead
as Ve varies from 1V to 2 V.
B. Bias circuit. The bias circuit used here is the same as those used in other op-
amps or OTAs. Only one item must be pointed out. In this OTA, to obtain the largest
linear input range, as discussed above, Vgs 16 should be designed to be close to the thres-
ιiμr
hold voltage. On the other hand, to build a good current mirror, the voltage Vds23 should
be chosen to be nearly equal to Vds24 =Vgs24. Thus, in order to be able to select Vgs 16
and Vds23 without the restriction that Vgs 16 + Vds23 =2Vdd, the two diode-connected
σ삐sistors M21 and M22 are used in the bias circuit.
C. Frequency Response. Although three differential p려rs are used in this 01’'A,
the frequency response is close to that of the regular differential p떠r. ’The reason is that
this OTA has the same internal n여es as an OTA’ built by one differential pair, because
the three outputs of differential pairs are connected together. Therefore, the frequency
response of this OTA is also dominated by the output n때es.
ForIe뺑hs chosen as L =3.5 }JJ1l, the cutoff f때uencY ， !_3뼈， is around 100 MHZ
for the whole tuJ)ing r，없1ge. For L =2.4μm， f-3dB =200MHz (see Fig. 26). As mentioned
in the introduction, although AC compensation techniques can be used to improve the
frequency response, the ultimate limitation stems from the relatively low intrinsic cutoff
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Figure.25. A RC branch used for OTA tuning of the phase of gm; (a) with
passive resistor, and (b) with transistor as a simulated resistor. (c) SPICE
simulation results for an integrator built with the OTA in Fig. 19 ter-
minated by a capacitor CL =5pF (see Fig. 3b).
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Fi~ure. 26. SPICE sim띠ation res띠ts for frequency responses of the OTA
in Fig. 19 with tun때 (Is changes from 40 μA to 120 뻐).
frequency of the CMOS 없nsistors used. So, in order to obtain a high-speed OTA for
current indus미외 needs, an OTA designed in GaAs technology w피 be inm피uced in
Chapter V and a number of design considerations specific to GaAs OTAs w피 be dis-
cussed there.
D. Output Impedance. As mentioned earlier, the ouφutimp때없lce is also a very
important p하ameter of an OTA. For eχam야， in the design of a transconductance-C
filter, the quality factor is determined by the output imp려ance of the σansconductors
used. If the output imp때ance is too small, the quality factor w피 be very poor. So, the
higher the ouφutimp려없lce of an OTA, the better the OTA.
Fortunately, the output impedance of a MOSFET is v하Y high. So, usu외ly， there
is no' special technique required for output impedance enhancement to an OTA. πle
simulation results for the OTA in Fig. 19 show that, for the whole tuning range, the low-
frequency output imp려따π:e magnitude is more than 300 kD. (see Fig. 27) which is high
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enough for the needs ofmost design requirements.
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Fi힘JIe. 27. 깐Ie simulation results for output impe없nce of the OTA in
Fig. 19 with tuning.
E. Body Effect, DC 0한set， Output Swing, PSR, and CMR. As mentioned in the
introduction, the fully-balanced circuit structure can double output sWing and inα'ease
PSR (power supply 떠ection) ratio 뻐d CMR (common-mode rejection) ratio. Also, if
two outputs of OTA have the exact same paths from input to ouφut (no process toler-
ance), DC offsets appearing at the both outputs are the same. Then, DC offsets can be
cancelled when a differential output current is taken. So,no special c하e is needed for DC
offsets. πIe s없ne situation applies for body effect which usually is a big problem tl야
S피gl한endedouφut structures.
of course, in practice, process tolerances cannot be zero. But, because of the
fully-b떠anced structure used, the impact of process variations can be reduced. P하ticu­
larly, with some speciallayout techniques, the process tolerances in differential circuits
can be reduced to be very small. Note that 앙lis situation does not apply to a single-ended
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circuits. A detailed discussion will be given in Chapter VI.
Besides the advantages of fully-balanced structures mentioned above, differential
circuits also can improve total hannonic distortion by cancelling second-order hannonics
[93,201,202].
A problem for fully-balanced structures is stability. In Fig. 19, the σansistors M17
toM20 없'e used for CMF (common-mode feedback) to stabilize the common-m여，e out-
put signals. Because this issue is v，하y important for differential circuits, an entire chapter
(Chapter In) will be used for this discussion.
11.4. COMPARISONS
In Sections 11.2 and II.3, four OTAs have been designed with different features.
For example, the CMOS cross-eoupled OTA has good 파Ie없ity and high common-mode
r헤ection ratio to arbitrary input signals, but its input range is relatively small. πIe
NMOS cross-coupled OTA has v하y high linearity over a large input range, but it
requires p따'ely differential input sign외s. The OTA based on current addition has good
line따ity over a very large input range and accepts any type of input signals without sym-
metry being req뻐ed. But, the large width ratio of two input σansistors in mismatched
differential pairs may cause I따ge process tolerances. 까Ie OTA based on current su빠ac­
tion has small width ratio 뻐d very good linearity, but its input range is reduced. These
circuits pro꺼de the choice of different OTAs for different applications and also verify
the previous assertion that "it is impossible to design an OTA to satisfy all req띠rements."
Table I summarizes the comparisons of the differential OTAs.
TABLEI
THE SUMMARY OF πill COMPARISON OFπlE DπFERENTOTAS
DESIGNEDIN ’TIllS따퍼PIER
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Linear CMRwth CMR with Device
Input Symmetrical Unsymm. Mismatch
Line따ity Range Inputs Inψ.pu따ts Problems
CMOS coupled Good Small High High Normal
NMOS coupled VeryGood Large High Poor Normal
Current Add. Good Large High High > Normal
Current Sub. VeryGood Small High High < Normal
CHAPTERill
DESIGN CONSIDERATIONS FOR α)MMON-MODE FEEDBACK
In the last chapter, the 파Ie따ity of OTAs has been discussed in detail. Also, some
other design σiteria such as tuning, frequency response, body effect and DC offset have
been briefly considered. In this chapter, the discussion will focus on the common-mode
feedback ciπuit which is a key sub-circuit of fully-differential circuitry.
As mentioned in the introduction and the last chapter, a fully-balanced circuit has
many advantages, such as, reducing body effect and DC offset, improving dynamic out-
put swing and total harmonic 벼stortion ， increasing PSRR and CMRR, and mi띠mizing
effects of process tolerances. Compared to a single-ended output, the strucnπ'e of a
fully-balanced circuit is only marginally more complex; there are no additional elements
required, but only one cuπ'ent mirror should be broken to form two current so따ces， such
that two independent outputs can be formed. π피s step, however, breaks the feedback
loop for common-mode (CM) output signals, because the load which crosses two outputs
is only a bridge for differential-mode φM) outputs, but not for CM outputs. πus， there-
fore, results in an undefined CM output voltage and reduced CMR. ’The most common
and direct method for sol찌ng this problem is to add an additional common-mode feed-
back loop, i.e., a CMF circuit to stabilize the CM output signal and, therefore, to improve
CMR. To date many CMF circuits have been reported for use in op-amps, but only a few
designs are available for OTAs [127, 102]. In [127], a simple and effective CMF 뎌rcuit
was designed for the OTA. However it req띠res a high-precision fabrication process to
guarantee that the currents in the tail current source 없ld in the load current source are
approximately the same. In [102], an OTA was designed by using a totally different prin-
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ciple, so the tuning method used there cannot be applied to the OTAs discussed in the
last chapter. So,new CMF circuits should be designed.
The CMF circuits may increase both power consumption 없d chip area. Also,
because they form ad버.tion외 loads for the differential-m때e signal, 야1e frequency
response of the OTA will be degraded. To reduce these effects of CMF circuits, the sim-
plest circuitry with small-size 없nsistors should be used. Another potential problem is
caused by the nonl피earity of a CMF circuit Mter CMF is added to an amplifier, the out-
put voltage of the 없npl퍼er will be consσained by the대rrents in the CMF circuit. Due to
the nonline따ity of the I-V ch따a다eristic of MOSFETs, the ouφut vol따ges may become
asymmeσic [195]. So, choosing a CMF circuit with minimum no떠ine하ity distortion is
also 때 important consideration for the design. Furthermore, when a CMF circuit is used
in an OTA, a further serious problem may appear: usually, both CMF and tu피ng imple-
ment their functions by changing DC bias currents. Therefore,삼1e operation of CMF may
cause undesired tuning, and the operation of tuning may result in a large DC offset.
Furthermore, this interdependence of two operations may lead to the filtering system
being unstable. Consequently, to make the operations of CMF and tuning independent of
each other is a very important aspect for fully differential OTA design.
In Section lIlt, three pop띠ar CMF circuits used in operational 뻐1plifiers (op-
amps), will be analyzed and compared in terms of power consumption, c빼 area,parasi-
tic capacitance and nonlinearity, and one of them will be chosen as a candidate for OTA
design. In Section m.2, the improved versions of this candidate will be proposed so that
the interdependence between tuning and CMF ism피imum.
m.l. BASIC PRINCIPLES
In a fully differential amplifier, the CMF circuit senses the CM output voltage
Vo,CM but, ideally, not the DM output voltage Vo,DM. π1e output signal of the CMF cir-
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cuit is fi잉 back to the ampli뼈 to adjust the DC current in the output s뻐ge so that Vo,CM
can be maintained at a preset DC level,nonnally at zero.
’The three most common CMF circuits are shown in Fig. 28, among which Circuit
1 is a typic따 differential pair. Because the output voltage Vs is taken from the common
sources of σansisto:】rs M1 and M2, Vs ideally does not change with Vo,DM of the
amplifier, but only with Vo,CM. In Circuit 2, where the voltage Vcm is the preset DC out-
put level, changes of the currents Idl and Id4 caused by Vo.DM 따e balanced by
corresponding changes of the currents Id2 and Id3. For Vo,CM,야lis b외anceisbroken， and
the voltage Vs changes until a new balance is reached [192]. In Circuit 3, σansistorsM4
andMs are p따t of the output stage of the amplifier, and σansistor M6 is p하t ofthe bias
circuit Transistors M1 and M 2 operate in the triode region, and M 3 is used to set a refer-
ence voltage Vcm• It can be seen that, in Circuit 3, the sum Idl +Id2 is constant with
Vo,DM changing, because MI and M2 are operatl려 in the σiode region and the current
changes in Ml and M2 are in the opposite direction. But the sum of Id 1 +Id2 varies with
Vo,CM, because both currents in Ml and M2 are changed in the same direction.
Understanding the basic principle of CMF circuits, a comp없ison can be made.
For power consumption, it can be seen from Fig. 28 that Circuit 1 consumes little power
because the current 2Idd can be very small. Circuit 2 consumes more power than Circuit
1 since two differential pairs are used. For Circuit 3, the additional power consumption is
almost zero,because M1 and M2 are inserted to the ouφut s뻐.ge of the amplifier and M3
is inserted to the bias circ띠try.
As to chip real estate,다rcuit 1 occupies a very small 값'ea， because it consists of
only three small-size σansistoπ. Circuit 2 contains eight σansistors ， so that, comp없'ed to
Circuit 1, the area increases nearly three times. The chip area for Circuit 3 is large,
because I따ge c따rents flow through the ouφut s없ge and bias circuit and the σ없lsistor
sizes for M1,M2, and M3 must be large.
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In Circuits 1 and 2, as mentioned above, the sizes of input σansistors M1 to M2,
and M 1 to M 4, respectively, can be very small, so that the additional parasitic capacitive
load caused by the CMF circuits is very small. But in Circuit 3, large σansistor sizes of
M 1 and M 2 are used, so that the additional parasitics are large also.
만leCMFloopg려n is required to be as I따ge as possible because it determines the
sensiti피ty of the circuit to the CM sign외. For αrcuit 1, the output sign외 Vs ofthe CMF
circuit is used to control 야le gate of the σansistors which act as the current souπes in the
output stage of the 없nplifier (the σansistor M4 in Fig. 30) and which must operate in
saturation. πlerefore ， 야le current Is in the output stage changes with Vs according to the
square-law characteristics of a MOSFET. πlis situation is the same for Circuit 2,because
the output of Circuit 2 is also connected to the gate of current source σ없lsistors [19찌.
Because transistors M1 and M2 in Circuit 3 operate in the σiode region, the change of Is
caused by the change of CM output voltage is less than that for Circuit 1 and its loop gain
is smaller.
Next, distortion of the output voltage caused by the nonlinearity of the CMF cir-
cuit will be analyzed. Suppose that the preset DC voltages at the output nodes are zero.
Then, for Circuit 1, when Vo+ =Vo- =0
Idl =Id2 =Idd =k(-Vso - Vr)2 (IT!.l)
where k and Vr were defined earlier and Vso is the DC value of Vs'
Suppose that for a "pure" DM output voltage (Vo+=-Vo- ,* 0) Vs has a small
change AVs; then Vgs1 and Vgs2 are
Vgsl =Vo+- (Vso +AVs) and Vgs2=-Vo+- (Vso + AVs) (ill.2)
According toEq. (ill.2),Id1 andId2 become
Idl =k[(Vo+-AVs)2+(-κ。 - Vr)2 + 2(Vo+- AVs)(-Vso - Vr)] (ill.3a)
and
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Id2 =k[(-Vo+-1)Ns)2 +(-VsO - Vr)2 +2(-Vo+-~Vs)(-κ。- Vr)] (ill.3b)
Considering that Idl +Id2 =2Idd from Eq. (ill.l),~Vs is solved from Eq. (ill.3)
~Vs =qvsol- Vr) - "'<lVsol- Vr)2 - (Vo+)2 (ill.4)
It is seen from Eq. (ID.4) that, for Circuit 1, ~Vs =0 when Vo+=Vo- =O. But,
when a "pure" DM output voltage Vo+=-Vo- :#: 0 is present, AVs :#: O. When this change
of Vs is fed back to the 뻐lplifier to v따y the output voltage, the latter becomes asym-
meσic. This means that the pure DM output voltage is distorted. In order to determine the
degree of the distortion,consider the relationship between Vo+and Vo- for ~Vs =O. 만le
파fference between these two voltages will be a measure of the nonlinear distortion to a
pure DM output signal.
If Vo+:#: 0 and Vo- :I: 0, and Vs =Vso is considered constant (~Vs =0), Vgs1 and
Vgs 2 are
πlis yields
Vgs l =Vo+- Vso 없d Vgs2 =Vo- - Vso (ill.5)
and
Idl = kV~+ + 2kVo+(-'κ。 - Vr) + k(-Vso - Vr)2 (Ill.6a)
Id2 = kV~_ + 2kVo-(-Vso - Vr) + k(-Vso - Vr)2 (llI.6b)
From Eq. (ID.6) with Eq. (ill.l), it can be shown that
V~+ +V~_ +2(Vo++Vo-)(-Vso - Vr)=O (ill.?)
IfVo+=-Vo-' Eq. (Ill.?) is no longer satisfied. So,Vo+:I: -Vo_' The conclusion is that if
~Vs =0 for no distortion, Vo+:I: -Vo-. Or, if Vo+=-Vo- , for a purely differential output
signal, ~Vs :I: 0 resulting in distortion.
From Eq. (Ill.?), the following equation can be generated:
72
1-
2(-Vso- VT)
ι...L1+ - ,
2(-Vso - VT)
(IlL8)
In Eq. (ill찌， the ratio r =IV0+/[2• Vso - VT)]1 is a measure of the degree of the distor-
tion. If r <: 1, Vo+=-Vo-. 까lis implies that, the distortion can be reduced if Vso is
chosen to be much larger than Vo+ or Vo-. It can also be seen from Eq. (111.4) that
AVs =Oifr 애ζ 1.
This conclusion has been verified by SPICE simulations with the σansistor
par없neters as used before. ’The simulation results in Fig. 29 show that the nonlinear dis-
tortion for Vso =-3.5 V is less than that for Vso =-2.5 V.
V.'<V,o=-3.5 V) 1. 5
V• ..(ι0=-，훤 1딸L닫느
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Fi밍ue.29. SPICE simulation res띠ts for common-m때e output voltages,
Vo+ and Vo-' with diff하ent V"o.
Applying the 앓me analysis to Circuit 2 shows that Vo+=-Vo-' i.e., there is no
distortion. For Circuit 3, distortion appears also. It was pointed out in [195] that SPICE
simulation results indicate that Circuit 2 has the best linearity and Circuit 3 has the worst.
73
The above analysis is summarized in Table IT, from which it can be seen that the
most important problem of Circuit 2 is the large chip area. Because an OTA-C filter may
require many OTAs, the OTA circuit should be designed to be as simple as possible. For
Circuit 3, the main drawback is the large parasitics which may degrade the high-
frequency response. ’The only disadvantage of αrcuit 1 is potential nonline뼈ty which,
fortunately, is less critical in OTA-C filters, because (i) the output v이tage swing of
OTAs in an OTA-C filter is generally not large and (피) I\'sol can 뾰 designed large by
using a large-size πansistor for the cuπent source 21dd and small-size없nsistors for M 1
and M 2 in Circuit 1. Ciπuit 1 is, therefore, recognized as the best candidate for CMF cir-
cuiσy in OTAs and will be m때med so that it can be used in OTAs.
TABLEIT
THE SUMMARY OFπ-IE COMPARISON OF THREE TYPICAL CMF
CIRCUITS
Add’IPower Chip Linearity Sensitivity Parasitic
Consumption Area to CM signal Capacitance
αrcuit 1 Small Small Poor* Large Small
Circuit 2 Large Large Good Large Sm와l
Circuit 3 Zero Large Poor** Small Large
* IflVsolis chosen to be very large and 0뼈lut swing is small, the line빼 is acceptable.
** See Reference [195].
m.2. IMPROVED CMF CIRCUITS
A typical simple fully-differential OTA with the above-chosen CMF circuit is
shown in Fig. 30; the DC output voltage Vo+ and Vo- can be expressed as
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Fi밍Ire.30. Circuit diagram for a simple fully differential OTA with a typ-
ic외 common-m때e feedback circuit.
lVo+l= lVo-l= VgsI + Vgs4 + Vss (IIl.9a)
Because
껴 r 112
V1!si =( .-::. Ii) + VTi
6'" 'kWi (llI.9b)
with Wi and L being the widths and length ofσ없lsistorsMi, then,
" r 112 " r 1/2
lVo+l= lVo-l= ( 1_:느I I) + (二-ι) +Vn+ VT4+ VsskW I - H -, kW4 (III.9c)
In Eq. (Ill.9c), Vo+ (or Vo-) is a monotonic function of bias cuπ'ent Ii. In op-
amps, because ι is a constant, no DC offset is caused. But in an OTA Is must be
changeable for post-fabrication tuning, therefore Is is not a constant. When Is increases,
Vgs4 increases. This results in Vo+ increasing because VgsI is a constant. So, DC offsets
are generated on the both outputs during tuning. In order to avoid or minimize this prob-
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lem, the CMF circuit in Fig. 30 must bem때ified.
Equation (III.9c) points to three possibilities to improve the CMF circuit in Fig.
30. First, Vo+ is a monotonic function of Is because 11 remains constant when tuning. If
11 can be made to change as a function of Is , but in direction opposite to the second term,
the changes of the second term may be canceled by the change of the first term and Vo+
may become near constant. Second, because during tuning, gm changes with the DC
currents in the input σansistors ， it is not required to change the currents, say Is, in the
output stage. πIUS ， if a new tuning method can be designed to change gm without chang-
ing Is in the ouφut s띠ge， the second term of Eq. (ID.9c) becomes constant. πlis results
in a constant Vo+' Third, if an 때dition외 adjustable bypass curπnt from the ouφutnode
to ground is introduced, Is will not be conπoIled by Vs, but by a bias voltage. Then, the
CMF loop does not include the σansistor M4, and, therefore, Is can be removed from Eq.
(III.9c) and Vo+ becomes constant. Based on these considerations, 야tree improved cir-
cuits are proposed in Figs. 31, 33 and 34.
Figure 31 shows the improved CMF circuit for the first choice mentioned above
[202]; it adds only one transistor M5 to the CMF circuit in Fig. 30. Because the gates of
M5 and Ms are connected, the current Is changes proportionally to 21s' and 11 becomes
(/3 -Is) 13 IsWs (nI.lO)1 2 -2- W
s
In Eq. (111.1이， 11 is a decreasing 회netion of Is as r，어uired ， which results in Eq. (Ill.9c)
becoming
L 2W5Is 1a x, 1l2
Vo+ =[,:;, (13 - n:~)] + (,-,1'7 Is) +Vn +VT4 + VsskW1 "", W
S
IJ " kW4 ·s
It is apparent from Eq. (111.11) that, for a proper choice of the width of M5, W5,
or, equivalently, W3' i.e. the choice of 13 , the increase of the second term may be bal-
anced by the decrease of the first term when Is increases. Due to the squ따'e-root in both
n
”
jm/,
‘、
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Vdd
V!l!l
Figure. 31. Circuit diagr없n for the improved eMF circuits suitable for
OTAs with tuning; First choice.
the first and the second tenns, a complete cancellation is impossible. But, an optimum
solution may exist. By setting the derivative of Vo+ in Eq. (111.11) with respect to Is to
zero shows that Vo+ has only one exσ'erne value at
. VV 1 1앤13
. -~s，m - 2VV4VV52 + 2VV1VV5VVs (IlI.l2)
πlis means that Vo+ is either a convex or a concave function of Is. Further, in Eq. (ill.l l)
Vo+ is monotonic in 13. For a function with these two properties, the range of variation or
the extreme max파lum (or minimum) value is minimum if Vo+ (ls,min) =Vo+ (ls,max)'
From this condition, the optimum I3 can be solved to be
W5 W 1l2 W1 1l2 2 2W5Is，m씨
13 =1 U7~ (~수) (파짧+파닮)+ c..or:) (파짧-파닮)]+--W
s
"2Wl' ""-.>,U MMo ...-tJ."~. , " 2W4
(ill.l3)
After I3 is obtained, it i~ easy to calculate the required width W3 for a constant gate vol-
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tage Vb.
This circuit and the circuit in Fig. 30 were simulated by SPICE to verify the
above conclusion. ’The σansistor widths [pm] are shown in Fig. 30 and Fig. 31, and the
σansistor lengths are 10 pm. Note that, in Fig. 30, WI =3 pm and W3 =20 pm, which
shows W3 ¢ 2W1. The reason for this choice is to obtain large Vgs l and \싱s2 to decrease
nonlinear distortion as discussed in the last section. In Fig. 31, W3 = 28 pm is chosen
according to 13 =53.9 μA which is c외C띠ated by using Eq. (111.13) with Is，mω =100μA
and Is•max = 250 pA, With these choices, the simulation results in Fig. 32 show that, Vo+
changes from -30 mV to 600 mV (c따ve <1» with Is changing for the CMF circuit in
Fig. 30, but changes from -30 mV to only 50 mV (c따ve <2» for the circuit in Fig. 31.
DC offset is reduced bynearly a factor 10, which is generally acceptable in the design of
fully-differential OTAs.
VO+ 600m
SOOm
400m
300m
200m
100m
o
/
μ/
./
/
<I/'ν/
/
μ/
/ v
/
/ <2>
----
- r----
I...ι--
100u 120u· 140u 160u 180u 200u 220u 240u
ι
Fi밍Ire. 32. SPICE simulation results for common-mode output voltage,
Vo+' of the OTA with the CMF circuits <1> in Fig. 30뻐d <2> in Fig. 31.
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πIe m없imum value of Vo+ at Isom in Curve <2> cannot be reduced. It can be
seen that, after Isom is substituted in Eq. (ill.l l), Vo+ is only function of Wi because 13
has been set for the condition Vo+(ls.min) =Vo+ (ls.빼). 만len， if Wi is changed, not only
Curve <2> changes but also Curve <1>. πlis means the maximum value of Vo+ in both
curves change proportionally, resulting in the ratio of the two Vo+.max remaining almost
constant.
Observe from Curve <2> in Fig. 32 that Vo+(lso빠) ::: Vo+ (lsomax)' πlis means the
current 13 as calculated by Eq. (ill.13) is close to 13 required in the simulations. Note,
though, that Eq. (111.13) should be m여ified by including the channel-length modulation
par없neter A. if small-length πansistors are used.
’The other considerations discussed in the last section are still satisfied for the
improved circuit in Fig. 31; neither power consumption nor chip area increase
significantly because 15 in Fig. 31 can be chosen as small as 11' Also,because the output
signal does not flow through M 5, the output parasitics of OTA and linearity are not
changed.
For the second choice, the corresponding proposed circuit is shown in Fig. 33
[199] where the actual CMF circuit has not changed; there are only two bypass σansis­
tors M6 and M7 placed in par，외lei to the input σansistors Mdl and Md2' Now, as Va
changes, the c따rent 16 changes, which, in turn, results in Id 1 chang꾀gas
Idl=ls -/6 (ill.14)
Since the transconductance gm is proportional to Idb but not Is , then, gm can be tuned
without changing Is , which res띠ts in constant Vo+ by Eq. (lII.9c). Because this is ob피­
ously true, a proof by SPICE simulation is not necess하y. πlis configuration w피 be used
in the GaAs OTA which will뾰 discussed in Chapter V.
For the last choice mentioned above, the CMF circuit in Fig. 34, compared to the
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Figure. 33. Circuit diagram for the improved CMF circuits suitable for
01’'As with tuning; Second choice.
Udd
M11
Uss
Figure. 34. Circuit diagram for the improved eMF circuits suitable for
OTAs with tuning; Third choice.
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CMF circuit in Fig. 30,contains two more없nsistors M8 and M9 which are connected in
parallel to transistors M4 and M10 in Fig. 34. πIe output voltage Vs of the CMF circuit is
now used to conσ'01 the gates of M 8 and M 9, instead of M 4 and M 10. Then, the output
voltage is s뻐bilized not by chan힘ng the bias current Is , but by adjusting the cuπ'ent 19,
which results in Vo+ in Eq. (ill.9c) becoming
''U 112 " r 1/2
Vo+= c.:: II) +c.::二-19) +VT1 +VT9 +Vas (ill.15)kW1 - H . ' kW9
In Eq. (lll.15), Vo+ is independent of Is , so, Vo+ is, ideally, constant when Is changes.
But,because 19 is not totally independent of Is due to Is +19 = I 11 ,Is changes will cause
DC offset. It should be pointed out that,obviously, this dependence is determined by the
ratio 19114' so, an acceptable DC offset can be obtained by a proper choice of W4/W9. If
W4 /W9 is chosen to be very large, 19 is almost independent of Is. Therefore, the CMF
loop is nearly independent of Is and only a very small DC offset is generated by tuning.
But,due to small σansistors being used for M8 and M9, the gain of CMF circuit is small
too, which results in a DC offset caused by common-mode output sign떠s. 깐tis implies
that this circuit cannot used in OTAs with large CM output swing. On the other hand, if
large transistors are used for M8 and M9, a DC offset will be generated by tuning, power
consumption will be inσ'eased ， chip area will be large, and parasitics will be big. So,
there is a tradeoff. Fortunately, in filtering applications, the eM output swing is generally
not large [201] and this is particularly true for filters operating under the low power sup-
plies such as 土2.5 V. So, the circ띠t in Fig. 34 can be used with a small W8 and W9,
related to W4 and W10.
ill.3. DISCUSSION
πIe CMF circuit in Fig. 31 is simple and increases neither power consumption
nor chip area significantly when Is in Fig. 31 is chosen as small as II' Also, because the
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AC signal does not flow through the CMF circuit, the output impedance and the fre-
quency response of the OTA are not changed by the added σ없Isistor M5. πIe disadvan-
tages of this circuit are that DC offset cannot be canceled totally because the operation of
tuning and CMF are still functions of Is and this circuit is a little sensitive to process
tolerances.
πIe advantage of the circuit in Fig. 33 is that tuning and the CMF loop are totally
independent of each other, so that no DC offset is generated. ’The disadvantage of the cir-
cuit is that the sizes of σ'ansistors M6 and M7, usually, should be chosen to be compar-
able to that of Mdl to maintain a large tuning range; thus power consumption 뻐d chip
area will increase. Also, the additional σansistors increase parasitic capacitances at the
nodes A and B in Fig. 33,which results in a reduction of bandwidth.
πIe CMF circuit in Fig. 34 has also a simple structure and increases sm외lchip
area and small power consumption when the sizes of the σansistors M 8 and M 9 in Fig.
34 are chosen to be sm외1. ’The impact to AC performance of the OTA is small because
the small σansistors are used. ’The problem of this circuit is the DC offset cannot be
totally canceled and this type of CMF circuit cannot be applied to an ASP circuit with
large CM signals.
’The above comp따ison is summarized in Table ill.
TABLEill
THE SUMMARY OF THE COMPARISON OF ’THE DlFFERENT CMF
CIRCUITS
DC Offset DCOffset Circuit Add’IPower
Circuit (Tuning) (CM Signal) Structure Consumption
Fig.31 Smaller Zero Ve‘ ry Simple Very Low
Fig.33 Zero Zero M때erate High
Fig.34 Small Small Simple Low
Add’IChip Impact to Process
Circuit Area ACPerform때ce Tolerances
Fig.31 Very Small None Sensitive
Fig.33 Large Large Small
Fig.34 Small Small Sm외1
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CHAPTERIV
CMOS CONTINUOUS-’TIMEIN’TEGRATED FIlνmRS
In the last two chapters, the design considerations for OTAs have been discussed
and several OTAs have been designed with different features shown in Table I. With
these OTAs, a filter, as typical analog signal processing circuit, can be designed in
σansconductance-C 잃-c or OTA-C) fonn. For the design of filters, it w피 also be
shown how to design voltage-to-current converters, resistors, gyrators, inductors, and
biquads,by using σansconductance elements and capacitors.
In Section IV.I, the basic p파lciples of filter designs in OTA-C fonn w피 be dis-
cussed. In Section IV.2, a third-order LC I때der elliptic filter with 20 MHZ bandwidth
will be designed in 2 pm CMOS technology. πIe p따pose for choosing an elliptic filter
for the design is that the transmission zero of this filter, located at a frequency higher
than the cutoff frequency, is very sensitive to the p하asitics that are very important
parameters for integrated circuit design. In Section IV.3, a 4 MHZ sixth-order cascade
Bessel filter will be designed in 3.5 pm BiCMOS technology. The reason for selecting a
Bessel filter is that the phase of this filter is linear, and this filter is widely used in com-
puter disk 마ives. Both of these filters are typical for industrial applications and are
designed in LC-Iadder and cascade configlπ'ations.
IV.I. BASIC PRINCIPLES
High-order RLC filters (of 0펴.er greater than two) are generallybuilt in one of
two configurations: cascade structure by cascading simple second-order building blocks
or LC ladder structure [1찌. 까Ie procedures for the design of these types of filters have
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been well developed in the last four decades. Fortunatelyt σansconductance-C filters can
be designed by using either of these two proced따'es.
In the design of a high-order cascade filter, a second-order filter, called a biqua-
&뼈c filter or biquad, is used as a basic buil하ng block [1]. Usually, the biquadratic filter
is built by two-integrator loops or by a simulated RLC filter. As discussed before, either
an integrator or an RLC filter can be built easily by using OTAs and capacitors. So,a cas-
cade filter can be built as an OTA-C structure.
In the design of an LC ladder filter, inductors and capacitors are the basic build-
ing blocks. As discussed above, capa，미tors are very easily built in integrated form, and
inductors can be simulated by OTAs and capacitors. 만lerefore t an LC ladder filter can be
simulated by OTAs and capacitors. Because only inductors/resistors are replaced by the
simulated inductors/resistors in the design of a simulated LC ladder filter, this method is
also callt녕 "element substitution." In this section, both methods will be introduced.
N.l .l. Cascade Filter Desi~n
A filter is a two-port network that shapes the specσum of the input signal in order
to obtain 뻐 output signal with the desired frequency content (see Fig. 35a). Generally,
the performance of this network is represented by a voltage tran뺑r짜nction ， H씨， as
follows:
Vo(s) amSm + am-1Sm-1 + … +aoso
H(s)=---= (IV.1)
Vj(S) bnsn+ bn_1sn- 1 + … +boso
where aj and bj are constants, and Vo(s) and Vj(s) are the Laplace-σansformed termin외
voltages of the filtering networkt respectively.
In a filter, n is always greater than m and is called the order of the filter. In the fre-
quency domaint the transfer function of a filter iSt usually, represented by two important
functions: IHUω')1 is the magnitude of the filter and ep(1ωI) is the phase of the filter.
(a)
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(b)
Fi맙Jl'e. 35. πle block diagr없n of a filtering network (a) and cascade con-
nection (b).
A filtering network can be classified into four different types: lowpass, highpass,
bandpass, and bandreject. ’The function of a lowpass filter is to pass low frequencies from
DC to a desired cutoff frequency ω。 and to attenuate the frequencies above ω。. πle
function of a highpass filter is to pass high frequencies above ω。 and to attenuate the fre-
quencies below ω。. The function of bandpass filter is to pass a finite band of frequencies
(above ωoL 뻐d below ωoH and to attenuate both lower and higher frequencies. 만le func-
tion of the bandr멍ect filter is to attenuate a finite band of frequencies and to pass both
lower and higher frequencies. The first three filters are the most popular ones; their
characteristics are shown in Fig. 36.
A filter of lst- or 2nd-order is called low-order filter and a filter with higher than
2nd-o:며er called high-order filter. A low-order filter can be built by integrators and a
high-order filter usually is designed by cascading severallow-order filters.
Mathematically,Eq. (IV.l) can be rewritten as:
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Fi민Ire. 36. 안Ie filter eh따aete더sties of lowpass (a), highpass (b), and
bandpass (c), where the so삐 삐es are for the magnitude and the 없shed
lines for the phase.
nl2 n l2 따iS2 +alis +(loi ‘
.H(s)=TIHi(S)=TI ?-_ .:. _~; forevenn (IV.2a)
i=1 i=1 S‘ +S(J)oi'Q“+ω&
k 1 (n-l )12•• _. kl (n-l )12 (훤iS2 +αliS +(loi
H(s)=-•- TI Hi(S) - _ .•,. TI ?--.. __ .: . _~; foro뼈 n (IV.2b)
k2 i=1 S +k2 i=1 S2 +sω바IQ마 +ω￡
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Figure. 36. π1e filter characteristics of lowpass (a), highpass (b), and
bandpass (c), where the solid lines are for the magnitude and the dashed
lines for the phase. (Continued)
where Cl2h ali, <Xoi' ω'oi' k1, k2 , and Qoi are 외I constants.
Equation (IV.2) shows that the transfer function,H (s),of an n-th order filter can
be decomposed into the product of the σansfer functions, Hi(S), of first- or second-order
sections. With this type of form, Eq. (lV.2) can be easily implemented as the circuit
shown in Fig. 35b with (for n even)
」‘
-갓
m--찌
V
-v
%-빠--%-ι.--야/，‘、H (lV.3)
The circuit in Fig. 35b shows an easy way to build an n-th order filter by second-order
filters.
As mentioned above, a second-order section (a biquad) can be built as a two-
integrator loop filter (see Fig. 37a) or as a parallel RLC filter (see Fig. 37b). Both of these
circuits can be implemented by only OTAs and capacitors (see Fig. 38).
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Fi밍Jre.37. πle biquadratic filters of two-integrator loop (a) and p따려leI
RLC (b).
As discussed in the inσoduction ， in '0떠er to simplify OTA-C circuit design,
OTAs with the same transconductance are usually employed. If using this condition in
the circuits in Figs. 38a and 38b, i.e. gmi =gm' all i ,b('oth circuits have the same bandpass
and lowpass σansfer functions which can be expressed as follows:
2gm
V"n s C2
HbD(S) =-;뜬=
r 긴 ft2 ’” 즈쁘. 4g&
- . - C2 C1 C2
(N.4a)
and
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Figure.38. Fully differential OTA-C implementations of the biquadratic
filters in Fig. 37a (a) and in Fig. 37b (b).
(IV.4b)V'nH'D(S) = τF=
- ‘·
4g~
Cl C2
2 , ft 2gm , 4g~+S~+ _ -.-:
C2 Cl C2
Compared to the standard fonns for second-order filters with 0)0 as cutoff fre-
quency, Qo as quality factor, Ho as the bandpass filter’s gain, and H,as the lowpass
filter’sgain
V,," S κ뿐
t11’ -，。HbD.S(S)= τ뜬 = “ -
or • …
’ l ’ ‘ "0 ?S ‘ +S τ-+ωa
~o
and
YID HI ω3
Hlp.s(s) = τF= ‘
., . •••
’ l ’ “‘。?S‘ +S -;:-+ωa
~o
the following equations can be ob없ined:
4 g~ , 112
ω。= (.... ~: )
C1 C2
C? 112
Qo =(-;:;二)
\..1
Ho =l
HI=-l
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(IV.5a)
σV.5b)
(IV.6a)
(IV.6b)
(IV.6c)
(IV.6d)
Another and most important reason for using OTAs with the same transconduc-
tance is to reduce the effect of process tolerances. For example, if different σansconduc­
tances 없'e used in the circuit in Fig. 38b, the σ없lsfer functions and filter’s parameters
become:
and
2gm1
Y"n S C2
HbD(S) =--;ζ=
Y Vi -2 - - 2gm4 • 4gm2 gm3
- . - C2 . C1 C2
4gm1 gm2
YID C1 C2
HID(S) = ':: =
V 낀 .. 2 ..1.. .. 뾰쓰±4 4gm2 gm3
- . - C2 Cl C2
(IV.7a)
αV.7b)
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with
4gm2 gm3 112ωb=( )
Cl C2
C2 , 112 "gm2 gm3Qo=(τ=-) ’
l,. 1 Km4
H" = gml
----
gm4
H，=-학L
gm4
σV.8a)
(IV.8b)
σV.8c)
(IV.8d)
It can be seen from Eq. (lV.8) that the different gmi may cause additional process
errors in Qo' Ho, and HI.
Comparing the circuit in Fig. 38a to the circuit in Fig. 38b, the latter has a simpler
structure than the former but has the same없nsfer functions. So, in Section IV.3, a simu-
lated RLC biquad will be used for the design of a sixth-order Bessel filter.
IV.l.2. LC Ladder Filter Design
One method for the design 야 LC ladder filters in gm-C form is called element
substitution, which means one uses simulated elements to replace passive R, L, C 려e­
ments in an LC ladder network. The feature of this method is that all advantages of LC
ladder filters are m외ntained ， such as no signal power consumption (lossless), a simple
design procedure, and lowest passband sensiti꺼ty to element tolerances [1]. 까Ie pro-
ced따e for the design of LC 뻐.dder filters is simple and well developed. Using the simu-
lated elements, the topology of the LC ladder filter does not change. So, the procedure
can be fi비ly employed for gm-c filter design. A second successful method is the "signal-
flow graph" design procedure. In integrated circuits, the element tolerances to process
and operating condition variations are very large. In order to reduce the effect of this
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tolerance, designing a filter with low sensitivity to tolerances is very important, espe-
ci떠ly for design automation where there is no special treatment for this p따pose. So, an
LC ladder is an excellent candidate.
’The key point to the design of an LC ladder filter is no signal power consumption,
which results in the power delivered to the filter,Pit equal to the power dissipated in the
load, PL. Using the notations in Fig. 39, Pi and PL can be expressed, with Vs as the
source voltage, as
a IvsFPi =IIjUωI)f Re{ZiUω)}=, . n Re{ZiUω)}
. - - - - - IRs +~
P,= IVoF
. ----
“ RL
(N.9a)
(N.9b)
It is well known that, the maximum available power at the input of network, Pmax'
occurs when Rs is equal to the input impedance of network Zj. Then,
P...aY = IVsF
----
max - 4R
s
(N.9c)
I애
ir+
Vo 응RL
Fi~ure. 39. Resistively terminated lossless two-port network.
In LC I때der filter design, the 때nsfer function, H (s), is usually defined as the
square root of power transfer ratio, [1]:
PI 112 4R.. 1/2 V서
H(s) = (-;:;ζ-) =(~) •
Pmax ' , RL' Vs
(IV.10)
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For a given H (s), the reflection coefficient, p(s) at the input of the LC filter can
be calculated as [1]
IpUωI) 12 =1+IHp(jωI) 12
Next,Zi(S) can be expressed as a function of p(s),
1+p(s) 土1
z.@) =Rs (;iti4)
. ‘ 1- p(s)
(IV.l l)
(IV.l2)
Mathematically,Zi(S) has the same format as that of H(s). So,Zi(S) (or lIZi(S»
can be decomposed into
where
Zi(s)=F 1(s)+ 1 1
F2(S)+ ‘ ,
F3(S) + ... , ,-
..--, . F4(S) +
Fi(S) =kiO + kits
(IV.l3a)
(IV.l3b)
with kiO and ki 1 real constants corresponding to resistor (conductor) and inductor (capa-
citor), respectively.
만Ie fi야mat of Eq. (IV.13a) is very easy to implement in 때 LC ladder network
and the corresponding circuit is shown in Fig. 40, where Fm = Ym, Fn=Zn with
m =1,3,5 ... and n =2,4,6 ….For instance, the circuit with the input imp려ance as
0.375 1Zi(S) =~ + .. ~.... .. • 1 (IV.l4)
‘ S . 4.5714 1
S . 0.5568 1
S . 46.095. 1
---_.-.---
S . 0.06818
s
can be implemented in the LC ladder network shown in Fig. 41 [1].
깐Ie above description shows a design procedure for an LC ladder filter; this is to
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Rs ’I i I Z2 Z4 7ιn“4 10
““““‘
+
Y3 Yn-2 Yn w RL
LCNetwork
Fi맹'e.40. Resistively t한minated lossless LC ladder network.
←커
Z(s)
2.6667
0.2188
1.7959
0.02169 14.667
Fi민lre.4 1. Circuit diagram of an LC ladder filter.
convert a σ없lsfer function into an input impedance function, to decompose the input
impedance into the format in Eq. (IV.13),and to implement this equation in the circuit in
Fig.40. ’The next task is how to simulate the passive elements in Fig. 40 by transconduc-
tances and capacitances.
As mentioned in Section 11.1, all passive elements can be simulat해 by σ뻐scon­
ductors and capacitors. Fig. 42a shows a voltage to current converter, built by a σanscon­
ductor, with the σ뻐sfer function
In
Ym(S) =-;;- =gm(s)
‘ ..
Figure 42b shows a simulated resistor with the resistance
R-Vi- 1
------
Ii gm
(IV.15a)
(IV.l5b)
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Figure 42c shows a unity-gain buffer with the σansfer function
V,.
H(s)=τ; =1
or •
Figure 42d shows a gyrator-C inductor with the inductance
L="£'
gm
With these elements, an LC I때der filter can야 sim띠ated.
V, IL '1
(a)
+
Vi Ij
(c)
(b)
(d)
(IV.l5c)
σV.15d)
Fi민Ire.42. Fully differential OTA-C implementations of the basic build-
ing blocks in ASP circuits. A voltage-to-eurrent converter (a), a resistor
(비， a unity-gain buffer (c), and a gyrator-C inductor (d).
IV.2. A 20 MHz ’TIllRD-ORDER ELLIP’TIC CMOS LC LADDER FILTER
As mentioned in the last section, LC ladder filters have the lowest passband sensi-
tivities to element tolerances. Also, among all types of filters, elliptic filters require the
(IV.16)
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lowest order to implement given magnitude perfonnance specifications; this, therefore,
results in simple circuitry. So, in this section, a third-order elliptic low-pass LC ladder
filter w퍼 be designed to test the effect of parasitics on quality factors and notch depth
and,of course, to test the perfonnance of one OTA designed earlier.
One potential problem for the OTA based on current addition in Section n.3 may
be the process tolerance, because mismatched differential p떠rs are used. It is well known
that a πansistor with a I없ge width has larger processing errors than one with a small
width except that some speci려 treatments are involved. Therefore, the process eπ'ors of
two input transistors of a mismatched differential p외r are different even if these two
transistors are placed very close in the layout. This results in processing errors not can-
celing each other as they do in a matched differential p따r， and leads to mismatch잉 out-
put cuπents. But, a careful check of the OTA in Fig. 19 and of the analysis discussed in
Section n .3 shows that the total output current 10 of the OTA is actually not proportional
to the width ratio n of a mismatched differential pair, but rather to the tenn nl(n+I).
When n» I,ι is independent of n and the effect of process tolerances is, in principle,
the same as that of an OTA built with matched differential pairs. With this thought in
mind and in order to prove this assertion, the OTA in Fig. 19 is selected as the building
block of the filter and is chosen for fabrication.
IV.2.1. Filter Design
Equation (IV.16) shows the 때lsfer function of a third-o따er lowpass elliptic
filter with 23 dB minimum attenuation [1]:
0.2816(S2 + 3.2236)
H(s)= ’(s + 0.7732)(s" + 0.4916s + 1.1742)
By using Eq. (IV.I I), the reflection coefficient can뾰 found:
? ω6 -1.588 ω14 +0.63 ω2IpUO» I:l =
0)6-1.5087 ω，4 + 0.1189 0)2+ 0.8243 (IV.17a)
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πlis results in
S3 +0.794spes) = I .~ .,(s + 0.7732)(s" + 0.4916s + 1.1742)
πlen ， from Eq. (IV.12), the input impedance,with Rs =1,can be c외C띠ated as fl이lows:
(IV.17b)
0.6326 s2 + 0.3802 s + 0.4541
Zi(S) =--; ’
s ;, +0.6326s‘ + 0.5872 s + 0.4541
(N .18)
Equation (IV.18) can be factored to the following format:
0.8373 s 1
‘-
1+0.3102s2 ’ 1.293 s + 1
(N.19)Zi(S) =
1.293 S +
Equation (IV.19) can be implemented by an LC ladder filter with a resistive load
RL =1. Then, the first term 1.293 S represents a capacitor capacitance C =1.293, the
term 0.8373s /(1 + 0.3102 s2 ) represents an inductor i = 0.8373 connected in parallel
with a capacitor C =0.3705, and the last term 11(1.293 s + 1 ) represents a capacitor
C =1.293 connected with the load. With this desσiption ， the circuit with passive ele-
ments (R,L,C) for the filter with the transfer function in Eq. (IV.16) is sho빼 inFig.43.
Vi
AAi = 1
5n
v
「IτιnU
<
F난
1= b~8373
<
C1=1.293
Vι
A껴
‘
낭우
l
τ」
>
n
‘‘
2<강
·>
Fi~e.43. A third-order elliptic low-pass filter with passive elements.
Toob때n the equivalent circuit in OTA-C implementation for the circuit in Fig.
43, both element substitution삐d signal-flow graph methods can be shown to result in the
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same circuit topology and thus in identical perfonnance. Using for simplicity the element
substitution method, Fig. 44 [205] shows the circuit diagram of the designed filter built
with OTAs and capacitors. The OTA 8ml is a voltage-to-current converter, the OTAs
8m2 and 8m? simulate the source and load resistors in Fig. 43. πle capacitor CL and the
OTAs 8m3 ,8m4' 8mS , and 8m6 form a simulated floating inductor. Transistors Qsl to Qs4
are used as an output buffer. Note that,because the interesting output signal is a voltage
in this filter, source followers can be used as output buffers. By using the same transcon-
ductances,8m' for all OTAs for the reasons discussed before, the transfer function of this
filter can be written as:
_2 I 끊E-
28mC2 - . C2CL
H(s) = - (IV.20)
C1(C 1 + 2C2) , 28m ,,? 2gm 8g& ‘(s + ;:.... )(, ‘C1 ,,- • - (C 1 +2C2) CL(C 1 +2C2)'
Note that, the DC gain in Eq. (IV.20) is one half instead of unity. So, if a unity
gain is of interest, the first OTA,8m 1,of value 28m should be used.
After getting the circuit, the next task is to calculate the capaci따nces according to
the desired cutoff frequency of the filter and the transconductances of the OTA. But,
before st값마19 this calculation, it is necess없Y to discuss the effects of parasitics on the
performance of the filter because the operating frequency considered here is relatively
high.
IV.2.2. Desi휠1 Considerations for FreQuency Responses
πIe elements in Fig. 43 are norm외ized. πle denormalized capacitors Ci ·and CL
in Fig. 44 can be ob때ined from Ci and L in Fig. 43 as
28mCi .• _ _ • _ 28mL
Ci= ••-=.., i=I,2,3 and CL =...::::::-- (IV.21)
- ω。0>，。
where ω。 is the cutoff frequency of the filter. Because the filter in Fig. 43 is single-ended
>m·
{힘)특
〈。仁Fg
윌응
R‘~
’ι뼈·
，투
l얼£
윌@
“。‘펴NI찮r
jh):ps
<.jfC'l I I
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and that in Fig. 44 is a fully balanced circuit, the relationship between Rs and gm is Rs =
1κ2gm)， which results in the coefficient 2 in Eq. (IV.21).
Further, if a parasitic capacitance Cψ is considered to be connected in parallel to
Cj ateach n때.e， Eq. (IV.21) must be mα뼈edas
2gmC; _ .• __ . _ 2gmLCj = um • - CiD, i=1 ,2,3 and CL =-:::::~ - CjD (IV.22)
- ω。 T- - ω。 or
From Cj in Eq. (IV.22), the cutoff frequency fo can be written as
, gmCj (IV.23)
Jo- π(Cj+Cψ)
It is seen from Eq. (lV.23) that the cut빠 frequency is determined by the tran-
sconductance of the OTAs and by the values of capacitors and parasitics. The smaller the
capacitance Cj, the higher the cutofffrequency. But, if Cj is chosen too sm떠1， the process
tolerances of parasitic capacitances C，ψ become nonnegligible so that the overall perfi야­
mance of the filter is difficult to predict because the parasitics caused by process toler-
ance are hard to control. ’Typically, the values of the capacitors Cj should be chosen
larger than C，ψ by a factor, say, four to five; evidently, this sets a limit on the cutoff fre-
quency fo.
In order to increase the obtainable operating frequency, OTAs with small input
and output parasitics are req띠red. Also, in order to reduce the parasitics, as few CMF cir-
cuits as possible should be used. As mentioned before, a CMF circuit in an OTA intro-
duces an additionalload to this OTA, which results in inα'easing parasitic output capaci-
tance. But, in a filter, often sever，외 OTAs can share a CMF circuit if their ouφut n때es
are connected together and, theref야e， the effect of CMF circuits can be reduced. For
example, t4야 the filter in Fig. 44, a CMF circuit can be sh따oed by gmlt gm2 and gm3 , one
for gm4 and gm5 and one for gm6 and gm7. Unfortunately, this method is not very helpful
for the filter designed here, because the σ없lsistor sizes used in the CMF circ띠t 따every
101
small. But, it is mentioned here as a general consideration ofOTA-C filter design.
πIe last choice to reduce the total parasitic capacitance is to use passive resistors
instead of the OTAs, gm2 and gm7 , because a real resistor, presently, is easily imple-
mented in an IC process with a reasonable area and a small p없sitic capaci뻐nce‘ But,
after resistors are used, 야Ie 없nsfer function in Eq. (IV.20), assu며ng Rs =RL and Cl =
C3 ,becomes
n2 I 끊짝-
2gmC2 - C2CLH (s) = - - ;FJ.24)
C1(C 1 + 2C2) _ 1" ? 1 8g승
(s + PO :. )“‘ +sRSC l ,,- - - Rs(C1 +2C2) CL(C l +2C2)
From 펴. (IV.24), it can be seen that three serious problems appear. a) Because
B(O) =gmRs , the magnitude of the σansfer function at low frequencies will change with
tuning, i.e., with chan밍ng gm' b) Eq. (IV.24) shows that the zeros of B(s) are prop야­
tional to gm' one p이e is independent of gm and the other poles have a complicated rela-
tionship to gm' So, when gm changes, the poles and zeros will not change proportionally,
resulting in a change of the shape ofB(s). c) Because the pole quality factor, Q2 ,equals
to 2Rsgm얘(C 1 +2C2)/CL , Q2 will not be constant when tuning. Due to these reasons,
passive resistors should not be used.
It is seen from Eq. (IV.23) that the cutoff frequency fo can be increased by
increasing gm' This approach is generally limited because to increase gm in 뻐 OTA
requires the use of σansistors with larger sizes which in turn results in increased parasitic
capacitances Cip' ’Then, the capacitors Cj must be increased to guarantee that the effects
of process tolerances can be reduced. Therefore, increases in both gm and Cj do not gen-
er，떠ly result in a significant change in cutoff frequency foe
In conclusion, the obtainable frequency range is limited ultimately by parasitic
capacitances.만len， an optimum result for fo can be obtained only by choosing the circuit
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capacitors as small as possible, but larger than the total parasitics by about a factor four
orfive.
It should be pointed out that the above design considerations do not apply only to
the filter used as an ex없lple above, but to most filters. 만ley fonn a general conclusion.
IV.2.3. Simulation Results
From돼. (IV.22),Ci in Fig. 44 can be calculated as follows:
gmClCl =2C":_ A -2C삐 -3Co따)
>NO
C" =2gmC22 = __
ω。
gmC3C3 =2(-:- - 2Cm - 2CO따 -2Cqs l)
“ O
gmLCL=2C~←--2Cin -2Co따)
>NO
(IV.25)
where C찌 and COUl are the differential input and differential output capacitances of
OTAs, and Csq 1 is the gate capacitance of the output buffer.
Before calculating Ci' the values of Cin and COUl should be determined. An easy
and accurate way to obtain the values of Cin and COUl is to use SPICE simulation results.
Because a different vendor (MOSIS) will be used for fabrication, the new process file
results in the different de꺼ce par없neters ， comparedto those used in Section n.2.1 for
simulations (Allegro Miσosystems). The new par뻐1하ers are: YTn =0.813 Y,
YTp =-0.970 Y, kn =53.21 μAly2,andkp =19.96μ Aly2 (see Chapter VI for details).
’The new process is a 2 JIm technology. As discussed before, an OTA built with
short-channel devices has reduced output뻐p려하Ice. In order to improve this, a cascode
output stage is used. Other p하ts of the OTA are exactly the same as the OTA in Fig. 19.
까Ie circuit diagram for the OTA used here is shown in Fig. 45. With the new device
parameters and the channel len~따1 being 2뻐1， the new widths for the OTA are:
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WI = W6 = 80 ，wη， W2=W3=W4 =Ws=3 ，wη， W7=WS=W9=WlO =200μm，
Wn =W12 =200μm， W13=W14 =W1s =W16 =50 }Un, W17=W18 =5찌n，
W19=46뼈， W20=W22=400뼈， W21 =70빼， W23=W24=W 2S =60뼈，
W26 =W27 =200μm， and W28 =43찌η. ’The other conditions are Is =235μA (or the
bias current in mismatched 바節renti떠 p려r to be 470 뻐)， VDD =-Vss =5 V, VI =0 V,
and V2=-3 V. πIe simulation results in Fig. 46없a show that the input impedance va없따ry
withfre쩍qu뾰l뼈e히n따1πcy; thus, from a chosen point, say rl, Cin can be calculated as:
Cin = 1 ::: 35 IF2π flZin I
From Fig. 46b, Cout can be calculated as:
= 1 ::: 140 jF (IV.26b)2πIIZo따|
Besides the capa'띠tances ， the performance of this OTA was also checked due to
the new process used. Fig. 47 shows that the line따ity of this OTA with gm::: 140μSc뻐
bea피usted to be as good as what was obtained before (see Fig. 21a). Fig. 46b also shows
that, with 2찌n channellength, the low-frequency output impedance of the cascode stage
is450 압1.
With the above values of Cin 뻐dCo찌， and gm ::: 140 pS, the obtainable cuto:앉 fre-
quency is near 20 MHZ with the condition discussed above. ’The final values of Ci are C1
=1.90 pF, C2 =1.65 pF, C3 =2.08 pF,and CL =1.17 pF.
까Ie filter has been simulated in SPICE to prove the design. πIede'꺼ce widths for
the ouφut buff농r of the filter are Wsq 1=Wsq 2=Wsq3=Wsq4 =300μm， and the load
resistance is 10kO. πIe simulation results in Fig. 48a show that this filter has a 20 MHZ
cutoff frequency response (see Fig. 48b for a passband deta피)， 0.6 dB passband ripple,
and 23 dB stopband attenuation. When Is sweeps from 170 PA to 300 pA, the c따:off fre-
quency changes from 17 MHz to 23 MHz. It should be pointed out that the DC gain of
뻐is filter is near -6.8 dB, because the DC gain is one half and the gain of the source fol-
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Fi맹re.46. Input imp벼뻐ce (a) and output impedance (b) of the OTA in
Fig. 45. Zed stands for the differential-mode output imp려ance and zed
for the common-mode output
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45.
ib
19100meg10meg
치깐·
팩
l펀 딛텐셋“
~\…”η“4‘，， 、、씻、
셋
-60
lmeg
db(hl) o
__170u
..235u -10
._ ..300u
-20
-30
-40
-50
freq떠z)
(a)
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Fi밍Ire. 48. The σansfer function of the third-order 10빼ass elliptic filt하
with tuning (히 and passband detail (b). (Continued)
lower is 0.91.
In Chapter VI, the layout of this filter will be presented. ’The experimental perfor-
mance of the filter fabricated by a MOSIS an외ogprocess w피 be shown and be compared
with the simulation results.
N.3. A 4 MHZ SIXTH-ORDER BESS맘.. CMOS FnνfER
In the previous section, a 20 MHZ LC ladder filter was designed and good simula-
tion results were obt없ned. In this section, the design of another class of filter, a cascade
filter, will be presented.
In the design of this filter, the OTA with c따rent subσaction w피 be used. ’There
are several reasons for this. First, as stated before, the p따pose of designing a filter is not
only to show that a high-frequency filter is easy to design in OTA-C form, but외so to test
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thep하fonnance of the OTA itself. So, in this section, we prefer to test a new OTA other
than the one used in the last section. Second, the OTA based on the multiple differential
p떠rs has one more advantage which was not mentioned before: the OTA can be used in a
low power supply system. This 없ises because the multiple differential p떠rs are con-
nected in parallel to each other,not in series, so, the minimum rl여uired power supply for
this 힘nd of OTA is the same as that for a simple differential p허r. Currently, to design a
system with a low power supply is a very interest topic, and will be more important as
time goes on. So, in order to test this advantage, the filter designed in this section w피 be
fora 土2.5 V power supply, instead of 土5 V. Third, the key interest of a Bessel filter is a
flat delay 't ('τ =-때IdωI) which requires, ideally, linear phase and zero excess phase
shifts. In order to minimize the excess phase shifts, there are two requirements for the
OTAs. First, the OTAs used should have very good파le때ty so that there is no frequency
variation in the cutoff frequency. Second, the cutoff frequency of the OTA used should
be much larger than the frequences of interest to the flat delay of the filter. In 펴is design,
both requirements are considered; the OTA with current subσ'action is used because it
has very good line뼈ty.
πle process used for the filter designed here is the same as one discussed in
Chapter IT (Allegro Microsystems). The OTA circuit is shown in Fig. 19 except that the
drain terminal of M5 is connected to node "tt' and the drain of M6 to node "b" (see
Chapter n for the detailed discussion). The transistor sizes are shown in Fig. 19, except
that WI = W4 = 32찌n， W2=W3 =8뼈1， Ws =W6= 10μm， and W13 =95뼈1. Note
thatL =3.5뼈1 as used in Chapter n. 만le simulation results for 파le윈ity and tuning are
shown in Figs. 23 and 24b.
IV.3.1. Filter Desi휠1
The transfer function of a sixth-order Bessel filter can be found from Table ill-4
in Appendix ill in [1] and is as follows:
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10395H(s)= (S2 +8.497s + U\ !J02)(S2 +7.471s +20.852)(s2 +5.0328 +26.514)
(N.27a)
Equation (N.27a) can뾰 decomposed into the following format:
H (s) =H 1(s) H 2(s) H 3(s)
with
18.802
Hl(S)= ’
s‘ + 8.497s +18.802
20.852
H2(S)= ’
s‘ +7.471s +20.852
26.514
H3(S)= ’
s‘ + 5.032s +26.514
In the frequency dom허n， Eq. (IV.27b) can be written as:
H(j ro)=IHl (j ωI) !IH2vω1) !IH3 vω1)le-j~메(에 +M떼+힘(삐)
(N.27b)
(N.28a)
(N.28b)
(N.28c)
(IV.29)
Equation (lV.27b) indicates that this filter can be designed by using the cascade
connection shown in Fig. 35b, and each block can be designed as a second-order filter
(biquad). As was mentioned in Section IV.l, a parallel RLC biquad has a simpler circuit
structure than a two-integrator loop biquad. So, the circuit diagram of the biquad used in
this filter is shown in Fig. 38b, which results in the circuit diagram of the complete filter
in Fig. 49 [134].
In Fig. 49, the first four OTAs counted from the left are used to build dle 할st
biquad, the second four OTAs are for the second biquad, and the third four are for the last
biquad. πIe last block element is not an OTA, but the output buffer which is shown in
Fig. 50. From there, it can be seen that the output stage consists of two source followers
followed by two open-emitter NPN bip이ar σansistors. ’The reason for the bipolar devices
is to increase the output drive.
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As mentioned earlier, tuning is a very important feature for OTA-C systems. In
order to change the σansconductances of all OTAs in Fig. 49 at the same time,additional
13 NMOS transistors are used to form a one-to-twelve (master to slave) current source.
When the currerit in the master transistor changes, the currents in all slave transistors will
change the same amount (see Fig. 49). Note that the biquad in Fig. 38b has two outputs
for lowpass and bandpass. Because the Bessel filter designed here is lowpass, the connec-
tion between the biquads should be from까'P.
It can be found, from Fig. 1-29a in [1], that for a 6th-order Bessel filter with less
than 2 dB magnitude attenuation (a conservative consideration for 3 dB attenuation), the
normalized frequency ωIn is 2.2. Then, if the r，여uir려 delay at DC, τ0 ， is 85 nS, 야le nor-
m려izing frequency, 00,must be chosen as
00=옮 = 1 1.76M1i빼
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(IV.3이
(IV.31a)
돼len， the bandedge frequency of the filter is ω。= ωInOo = 25.882 MradIs,which results
in 10 = 4.12 MHz. Another p없met，하 for a Bessel filter is delay e:πor which, from Fig. 1-
29b in [1], is 0.1%for a 6th-order filter and ωIn =2.2.
After ob없피ing 00, the cutoff frequency and quality factor for the second-order
filters with the σansfer functions in Eq. (IV.28) can be calculated by comparing Eq.
(IV.28) to the stand하d form of a lowpass filter in Eq. (IV.5b),
0>01 = 파호굶2 no = 51.018 Mradls 야 101 =8.12MHz
102 = 8.55 MHz
103 =9.64 MHz
and
Qol ωn1 에18.802
n1 = _~._._ = .~~:~:- 0.510
“ 8.497 8.497
Q02 =0.611
Q03 = 1.023 (IV.31b)
IV.3.2. Design Considerations and Simulation Results
In the_ previous section, the filter was designed with a tuning circuit and output
bu댔，r. ’The next task is to c떠culate the circuit capacitances for SPI(쪼 simulations.
Comp뼈ng Eq. (IV.28) to Eq. (IV.4), 빠 circuit capacitances for the cell one
(Cll, C21), the cell two (C12, C22),and the cell three (CI3,C23) c뻐 be calculated by
2gm，，~... = 8.4967 00
\" 21
which results with gm = 70따 in,
2gm
or L-21 =효꾀EFQo σV.32a)
C21 = 1.4011 pF C22 = 1.59 pF C23 = 2.36pF (IV.32b)
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따ld
which results in
4g~
Cll C21
’ nf꼼 8째힘= 18.8때2 (IV.33)
C11 =5.38 pF C12 =4.266 pF C13 =2.26 pF (IV.34)
πIe capacitors obtained above are the actual filter capacitors, i.e., the real circuit
capacitors plus the parasitic capacitors. So, a capacitor should be predistorted for parasi-
tics as was done in Section IV.2.
From Fig. 38b, it can be seen that C1 is connected in parallel with one input and
one output capacitance of the OTA. Because Vip is the ouφut voltage of the second-order
filter, another input capaci없nce from the next stage is added to the output node too. So,
there are in total two input capacitances and one output capaci따nce connected with C1.
Similarly, it can be counted that there are two input and three output capacitances con-
nected in parallel with C2.
For this OTA, the input capa잉때nce is 20 jF’, the output resistance is 300 kQ and
the output capacitance is 100 IF. 뀐len， it can be c외C띠ated that the real circuit capacitors
are:
C"C싸 =2(견:.. - 2Cin -Co따)=5.10pF
and
C12,r=3.99 pF and C13,r =1.98 pF
C21
C21.r =2(「T - 2Cm - 3Co따)=0.72pF
C22,r =0.91 pF and C23,r =1.68 pF
(IV.35a)
(IV.35b)
114
Before simulating this filter with the above capacitors, several design considera-
tions should be analyzed. First, the result of primary interest in this design is a flat delay τ
which, as a function of the phase cp, is very sensitive to parasitics and unavoidable excess
phase shifts of the biqu때s. But, Eq. (IV.4b) which was used to obtain the above capaci-
tors is only a simplified equation. 표 the' output conductance, 80' and the output capaci-
tance,Co,ofthe OTAs are considered,Eq. (IV.4b) ism며ified to:
48~
(C 1 +Co)(C2 +3Co)Hψ(s)=
8m 80 3g。 g% +g。gm+3gg
S2 +2s( om + ,. ...~，. +,. ~:，. )+ 4(C2+3Co - C 1 +Co - C2+3Co' - -'(C1 +Co)(C2+ 3Co)
(IV.36)
Generally, 8m is much larger than go, and the effect of 80 can nonnally be
ignored. But, because the delay eπ'Or of a Bessel filter is usually required to be very
small, say 0.1% for this design, the eff농ct of 80 cannot be ignored. For example, in this
design, gm =70μS and go =11300 kn =3.3μS， so the effect of go can be, generally,
ignored. But, considering the second tenn 피 야Ie denominator of Eq. (IV.36) which
affects the quality factor Qo' and in turn, the phase cp, the effect of 80 cannot be ignored
because 3go is 14.3% of gm' So, in practice, the calculated real circuit capacitor C，덴， r in
Eq. (IV.35) should be adjust찌 to include the effect of80'
Second, the parasitic output impedance (resistance and capacitance) is not a con-
stant which is used in the above analysis, but is a function of DC bias, load, etc. So, in
practice, to c외culate the real circuit capacitors using Eq. (IV.36) is very difficult·and not
accurate. An easy method to design this filter with the consideτ'ation of the parasitics is to
use the calcula때 real circuit cap떼tors (in Eq. (IV.35» as a sta퍼ng p미nt for SPICE
simulations. An optim떠 rεsuIt can be obtained by chan!친ng these capacitors until an
acceptable delay error is reached.
깐1뼈， it can be seen뼈m Eq. (IV.29) that the total phase of the sixth-order filter
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is equal to the sum of the phases of each biquad, so the linearity of the total phase of the
sixth-o떠，er filter is determined by the 파l짧ity of the phase of each second-o떠erbiquad.
From Eq. σV.5b) ， the phase of a second-o며er biquad can be calc띠ated as
ωωω 1
cpUm) =aπmn( %i2 - ω2 gr) (Iv.37)
Equa납.on (IV.37) shows that the phase of a biquad is a function of the ratio of the squ없
of the frequencies and is an inverse function of the quality factor Qoi; thus the phase is
more sensitive to Qoi and less sensitive to cutoff frequency ω'oi' So, to maintain the
required Qoi it is v하y important to obtain good 파le따ity of the total phase of the sixth-
O띠er filter, but not for the cutoff frequency. on the other hand, if a large cutoff fre-
quency is used so that coo? :>삶 is valid, then Eq. (IV.37) can be s따lplified to
cpUω :::;arctan(~몫-)
This results in the delay of a biquad being
τ= 브뾰= COoiQ이
dω (ωψi Qoi)2 + ω2
(IV.38)
(IV.39)
If a cutoff frequency is so I따'ge that (ωloi +Qoi)2 :> oil is valid, Eq. (IV.39) can be
빼펴ler simplified to
τ=「÷ = comtant (N.40)
… .•.uι'o&¥-o‘
In each biquad, the condition (ωloi +Qoi)2:> ω12 may not be true, but Eq. (IVA이
still gives a hint that a larger cutoff frequency w피 I ’esult in a better line따ity of the phase
in a fixed frequency range. In the other words, a larger cutoff frequency w피 lead to a
reduction in the change of the delay.
Based on the starting circuit capacitors in Eq. (IV.35) and keeping the above con-
siderations in mind, 야le optimum values are obtained through SPICE simulations. πle
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final values are C11,r =4pF, C12,r =4pF, C13,r =0.8 pF, C21,r =0.8 pF,
C22,r =0.8 pF, and C23,r =0.8 pF. These values yield Qo 1 =Qo2 :::: 0.588 and
Qo3 =1.171, which are close to the v떼ues shown in 돼. αV.31b). Also, 야lese v외ues
result in the cut야f&며nen뎌.es for every biqu때 be:때 larger than the v떠ues sho때 in Eq.
(IV.31a).
In the process being used here, only a unit capacitor is available (0.25 pF each).
까lis r，어uires a further adjustment of 0.75 pF for C13,,, C21,r, C22,,, and C경，r and
4.0 pF for C11.r and C12,r'
With these capacitors, the simulation results in Fig. 51 show the gain, negative
phase, and delay. For DC cuπ'ent ， Is , being 120 μA， 야Ie -3 dB frequency is at least 4
MHz, the linear phase reaches to more than 5 MHz, and the delay is near 86 nS which is
kept until 3 MHz. When Is changes from 90뼈 to 150뼈 for tuning, 야Ie delay is
adjusted from 79 nS to 93 nS,but some small delay drop occurs at lower bias enπ'ents.
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ASP CIRCUITS WI1H VERY-lllGH-FREQUENCY RESPONSE
In the last chapter, two high-frequency filters have been designed as applications
of the OTAs and as tools to test the performances of the OTAs. Also, the successes of
these designs show that filters operating in megahertz frequency range can be easily
designed in transconductance-C structures. Note that, currently, it is difficult to design
these filters with other techniques such as the switched-capacitor method. The successes
of these designs also show that with a good σansconductance element or OTA an analog
signal processing circuit can be easily designed.
’The next question is what is the frequency limitation of a transconductance-C
system? Is it the bandwidth of the transconductor or the technique itself? 0따 p더m없y
prediction is that a transconductance-C system can use 야Ie wh이.e frequency range pro-
vided by the transconductance element. In order to prove this assumption, a σansconduc­
tance element with higher bandwidth should be available. So, in this chapter, we will σy
to design 뻐 OTA with gigahertz bandwidth and to build some simple πansconductance­
C systems based on this OTA.
There are two ways to design 뻐 OTA with very-high bandwidth. One is to use
AC compensation/negative feedback techniques, and another is to use faster available
devices. Generally, the fonner method is widely used in the design of op-amps (opera-
tional amplifiers) which have v하y high open-loop g없n 뻐d poor bandwidth. Because the
product of gain and bandwidth is a constant, negative feedback can improve the
bandwidth by reducing the gain. But, in 뻐 OTA, there is only one amplifying stage, so
the open-loop gain is relatively sm때1. Also, and most import뻐t， in an OTA the interest-
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ing output parameter is current, not voltage, so the ouφut parameter is, ideally, indepen-
dent of the output load. 표 asm외I output resistance is used to simulate the short circuit 、
forob없피ing an accurate output current,or σansconduc빼ce of the OTA, the equivalent
gain of the OTA is very small. Therefore, the bandwidth is very large. This is the reason
why a current-m때e amplifier has much better bandwidth than a voltage-mode 없nplifier.
Negative feedback usually does not improve the bandwidth in OTAs. Also, this 뀔nd of
improvement, eventually, is limited by the the relatively low intrinsic unity-gain fre-
quencY,!r, of CMOS transistors. So, in this thesis, in order to improve the bandwidth by
an order of magnitude, the AC compensation technique will not be used. Transistors with
a larger !r than CMOS σansistors w피I be used to extend the bandwidth of OTAs. AC
compensation techniques will be used only for the compensation of excess phase s피ft
(see Sections II.3.3.A and V.l .l).
As mentioned in the inσ'oduction ， both GaAs MESFETs and silicon bψ미하
없nsistors have an !r larger than gigahertz. Because 없As technology was new and
immature when we started this reseaπh ， we prefer to design the first GaAs OTA to see
whether this technology is suitable for σ'ansconductance-C circuits or not.
In Section V.l, a GaAs OTA with 7 GHz cutoff frequency will be designed as a
building block. With this OTA, a high-frequency inductor can be designed with optimi-
zation. Furthermore, with the simulated resistor, inductor, and capacitance, a high-order
filter can be built.
V. l. A 7GHz GaAsOTA
At the time the design of the GaAs OTA was started,no GaAs OTA was designed
or published yet. Therefore, there was no guide to follow. πte design issues are: (i) πtere
are only MESF맘’'s instead of MOSFETs av없lable ， so the input range is limited by a
Schottky diode, (ii) There is usually only an N-ehannel device, so many design tech-
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niques cannot be used because they need the comple뾰뼈ry devices, and (:퍼) the output
imp려없lce of없AsMESFET is so low that it cannot meet the basic requirement for an
OTA.
In Section V.I.l, the 파le하ity of a differential p없r with source degeneration will
be discussed. Also, the compensation of excess phase s퍼ft will be mentioned. From this
simple configuration, a new method for the enhancement of output impedance w퍼 be
presented in Section V.I.2. Then, a new tuning meth때 will뾰 designed in Section V.1.3
to overcome the 파nitations of Sch야tky diodes and the availability of only N-channel
devices. In the remaining sections, the other design considerations, such as DC level
shifting, common-mode feedback, temperature variations, and bonding wire inductances,
will be discussed. Simulation results w피 beshown.
V.1.1. Linearity
For 1 pm GaAs depletion-mode MESFETs developed by TriQuint Semiconduc-
tor, Inc., the drain current,Id' can be expressed as [219]
Id=k 1 (WIL) (k2 Vgs - VT)2 (1 + λ Vdf) (V.l)
where k1 is a πansconductance parameter,k2 is a constant, and 외I other parameteπ have
the same definitions as those ofMOSFETs which were defined before. From Eq. (V.I), it
can be seen that the V-I characteristic of a MESFEl’ is very close to that of a MOSFET,
except k2 ¢ 1. Note that, late, TriQuint Semiconductor, Inc. had a new model for GaAs
MES댄T [229], but it was not used in this thesis because the fabrication of this 닮As
OTAwass때rted 외ready.
If this 힘nd of MESFET is u않d in a basic 하fferen뼈 pair shown in Fig. 52 with
RE =0, the σ없lsfer function, assuming λ =0,can be expressed via:
1 Id1 L1 1a Id2 L2 1l2
VRs1 - VRs 2 = +- [( ._A wrrA) - ( .--wrr-) ] (V.2)80>· ·8 ‘ k2 L' k 1 W 1 ' , k1 W2
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210
vs
Fi밑Ire.52. Amatched differential-pair with s때rce degeneration.
α.3a)
-2ID
2ID
kVi2 1l2
ι=~2따EVi(1---)
4ID
For a matched differential pair, WI =W2 =Wand Ll =L2 =L,with the definition that
k= klk22 (Wι)， Vi = Ygs l - Vgs 2 = VI - V2 ,andlo =Idl -Id2, the outputcurrent is
2In 112
씬(렇)
''H 1/2
!Viis(뽑)
2In 1/2
떤-(멀)
없ld the transconductance
k Vi2 1l2 k Vi2 -1l2
gm=냄따([2(1- --;;=-)] - [2(1-~)] }4ID'" L-'- 4ID (V.3b)
Equation (V.3) shows that the expressions for drain cuπ'ent and때lsconductance
are此 same for both MES많T and MOSFET except for the differεnt v외ues of k. πlen ，
the input range for the σansconductance with one peπent nonlinearity is expressed as:
IAVd SO.14 얘꼬과 (VA)
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h 닮As MESFETs, the ’'1m야:" between the saturation 없d nonsaturation regions
is "softer" than that in MOSFETs [219], so k2 =0.5 is smaller than that for MOS돼，Ts
which h잃 k2 =1. πlis results in the 뼈e없 r뻐ge defined in 펙. (V.4) for MESFETs
being fo따빼es I없'ger than that for MOSFETs. For ex없nple， a typic외 111낀 1forGaAs
MESF따’'s is 0.15 V,compared to 0.07 V for CMOSFETshown in Section 11.1.3.
Due to the above reason,a simple and effective tech피que， source degeneration, is
chosen to increase the linear input range of the GaAs OTA. Another and important rea-
son for using this simple technique is that 야le input range of a MESFET is limited by the
Schottky diode, which will be discussed in detail below. So, to use the techniques dis-
cussed in Chapter II in GaAs technology does not help.
By considering the effect of RE as local negative feedback (RE ¢ 0), the 밍obal
σansconductance ， Om' of total ciπoit can be derived as:
_ gm
“-----Um- 1+gmRE (V.5)
with gm defined in Eq. (V.3b).
Equation (V.5) shows that a small change I1gm results in a corresponding change
110m; the relationship between 110m and I1gm is
110m = I1gm 껴 (V.6)
… (1 +gm RE)‘
and shows that the change 110m is always less than the change I1gm because the term
(1 + gm RE)2 is always greater than 1. This me뻐s that the line없ity is improved by a fac-
tor (1 + gm RE)2. πle larger the value of the resistor RE, the more 파Ie따ity is improved.
πlis conclusion is verified by SPICE simulations performed on a typicall μm depletion-
mode GaAs MESFET with VT =-0.35 V and IT =12 GHz. Note that heπ VT is an 피teτ­
nal threshold voltage and the external threshold voltage VT is equal to VTlk2 =-0.7 V.
’The results in Fig. 53 show that, when RE increases from 100 a to 500 a, the linear d，댄
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Vi
Fi웬Ire.53. SPI(쪼 simulation results for the output current as a function of
the resistor RE in the circuit in Fig. 52.
ferential input range increases from 0.4 Vto 0.8 V.
It is well known that between the gate and source terminals of a MESFET there
exists a metal-semiconductor contact which forms a Schottky diode with a forward con-
ducting voltage VTD. To guarantee that this diode is off, the gate to source voltage 때s of
aMESF따’ sho비d be restricted to:
Vgs SVTD (V.7)
For a depletion-mode MESFET with VT = - 0.7V and VTD = 0.7V as a typical value for a
GaAs Schottky diode, the range for Vgs is approximately 1.4 V. πlen ， 0.8 V linear input
range of the GaAs OTA shown in Fig. 53 reaches more than half of this limit Consider-
ing to leave some voltage margins for a change in DC operating point for the purpose of
tuning, the range of 0.8 V is relatively large. Also, for the special applications with very-
high-frequency response,0.8 V is considered satisfactory.
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A further reason for choosing the source degeneration technique in this design is
that, in conjunction with one capacitor, the resistors RE provide one zero to be used for
AC compensation. Due to the simple models used in the sm외I-sign외 an떠ysis for c외.cu­
lating Gm, Eq. (V.S) is only a simplified equation. In practice, there e성st nondominant
high-frequency parasitic poles, which result in small, but nonnegligible excess phase
sh표ts. πle effect of the to뻐1 excess phase shift is commonly modeled by multiplying Eq.
(V.5) by a term e-s't. When the condition Isτ | 훌 1 is true, e-sτ can야 simplified as fl이­
lows:
-π
--+
--li--
t녕e (V.8)
By using (V.8),Eq. (V.S) for Gm can be written as:
, gm
Vm - (1 +gmRE)(l +S't) (V.9)
Equation (V.9) shows that an excess phase shift affects the AC performance of the tran-
sconductance Gm'
In o떠er to reduce the excess phase shift, a capacitor CE is connected in parallel
with resistor RE' Then, the global σansconductance becomes
- gm(l +sCERE) (V.10)
‘ m- [l +(gm+sCE)RE](l +s't)
From Eq. (V.10), it can be observed that one zero is introduced by CEo If CE =
매~E is chosen, the term (1 +sτ) is canceled by the term (1 +sCERE) as expect때. Dueto
thesm외Iv떠ueof τ， CEW퍼 be so small that the하放t of the term IsCEI in the denomina-
tor of Eq. (V.lO) can be neglected compared to gm up into the 10 GHz frequency range.
Also,a small capaci없nce CE is easily fabricated in IC processing.
’The performance of the compensation capacitor CE will be verified by SPICE
simulations given in Section V. 1.6.
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V.1 .2. Output Impedance
’The main advantage of GaAs MESFETs is high speed which is conσibuted by
both the GaAs material and the short channellength L of the devices. But small L intro-
duces a relatively 1따gech뻐뼈-length-modulation p없meter λ， typically A=O.3V-1 fl야
L =lpm, and, in tum, πsuIts in a higher output conduc없nee， go =')Jdl(l + 'AId). πlis
disadvantage makes it impossible to directly apply GaAs technology to a transconduc-
뻐lce circuit and calls for speci떠 circuit design techniques to obtain a high output
impedance.
One of the most popular techniques used for MOSFET or Bip이따 technologies is
the "cascode stage" [260] which is very effective for gain enhancement by increasing the
total output impedance of the circuit. But,unfortunately, this technique does not apply to
GaAs technology, because it needs complementary devices such as P- and N-channel
없nsistors to fonn both drive and load in casc때e form and, to date, only N-type de'피ces
are available in GaAs technology. A different technique, "self-bootstrappeding" [238], is
suitable for circuits with single-channel devices; it has a simple circuit structure sin피lar
to "cascade." The only problem with applying this technique to GaAs technology is that
the frequency response is reduced.
A typical 없nplifier with cascade driver and "self-bootsσapped" load is shown in
Fig. 54a; it is restricted by
and
ldl =ld2 (V.Ila)
Vhl =- Vgs2 (V.Ilb)
From Eq. (V.ll), two conclusions can be drawn. First,Eq. (V.l I) provides negative feed-
back: When ldl increases, Vhi increases 뾰cause Vgs1 =O. From Eq. (V.llb), Vgs2
decreases (becomes more negative); this results in ld2 or, from Eq. (V.Ila), Id l decreas-
ing. With this negative feedback, the cuπ'ent Idl σends to be a constant and, therefore,
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the output imp잉ance is large. Second, the width of Q2 must be much larger than that of
Q1 to satisfy Eq. α.lla) ， because Vgsl is zero뻐d Vgs2 has a negative value.
πIe equation for the total ouφutimpe때nce， ZA ,of the "se앉bootsσ'apped" load is
RA (V.12a)
'A- 'I +s RA CA
where RA and CA are total output resis없nce and capacitance, respectively, which can be
expressed [212] as functions of σansconductance gm' output conductance gds, and the
parasitic capacitors,C명， Cgs,and Cds; with {Cgs, C，앵} »Cds:
gm2
'A= ~~ ...: and CA =Cgd2
gdsl gds2
(V.12b)
From Eq. (V.12), it follows that the frequency response of ZA depends on Cgd2'
which, therefore, must be as small as possible. Unfortunately, the second conclusion
reached above points out that the width of Q2,W2, is usually larger than that of Ql,WI;
therefore, a I따ge capacitor, Cgd2' is intr，때uced. (In pra띠.ce， for a depletion-mode MES-
PET with Vr =-O.35V, W2 is four 파nes I따ger than WI)' Consequently, the total output
impedance decreases with increasing frequency so fast that a low impedance appears in
the required high-frequency range. πIUS， an improvement of the "self-bootstrapped" cir-
cuit should be considered.
Adir않t method for deσ'eas피g the capacitance of Cgd2 is to reduce the width of
Q2 and, consequently, the widths of Ql and Q4 in Fig. 54a. With the reduced width of
Q4,14 decreases which results in a reduced σansconductance. One method to maintain
the σansconductance is to introduce a bypass current from Vdd to the dr떠n ofQ4 by
using a current source so that 14 is unchanged and the Curreilt in Q2 can be reduced. In
[41], a circuit called "improved cascade" gain stage was designed with this principle in
NMOS techn이ogy. But, the single σ'ansistor load used there is not suitable for GaAs
technology. Even if a small size of load σansistor is used, the output impedance tended to
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be low. So, a circuit which combines the techniques of "self-bootsσ'apping" 뻐d
"improved cascode" circuits, is suggested in the following.
’The circuit in Fig. 54b is used for OTA design. It can be seen that, if the width of
Q5 is chosen to be equal to four times that of Ql, the width of Q2 is close to, but less
than that of Q4 without any changes on the property of "self-bootstrapping." πlis means
that high output impedance can be achieved without inσ'oducing a larger capacitor.
b벼
VDDVDD
I~ut
04
(a) (b)
Fi밍.U'e. 54. GaAs 없nplifiers with cascode driver and "se많b∞tsπapping"
load (떼 and the'’improved self-bootstrapping" load (b).
(V.13a)
A small-signal analysis shows that, by assuming gdsl =: gds3 , the total σanscon­
ductance gm and total output impedance go can be expressed as follows:
gm4(gm3 +gds3)
gm =gm3 +gdS3 +gds4 +gdS5
and
( gds4 + gdsS + gds2 )
go::: gds3t、 gm3 +gds3 +gds4 +gdsS gm2 +gdsl +gds2 .
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(V.l3b)
In Eq. (V.13b), 앙le first term is contributed by 앙ie co쉽압ctance looking down from the
ouφut node, and the second term is by 100빼19 up. If the width of Q5 is less than five
times that of Ql, (gm3+gds3) » (gds4+gdsS)' Based on the fact that gds4 :::: gdsS , an
approximation for Eq. (V.13) becomes
gm :::: gm4 and go::: (2-3)gds4 (gds3 Igm3) (V.l4)
Equation α.14) shows that the circuit in Fig. 54b has similar expressions to those of a
cascode stage.
It should be pointed out that the ratio of W41W1 must be large, but not very large,
in practice, W41W1 « 10,otherwise, the current II w피 be much less than the current IS
which violates the condition (gm3 +gds3) » (gds4 +gdsS). In other words, (gds4 +gdsS)
will be comparable to or even larger than (gm3 +gds3), so that gm w피1 be close to half of
gm4 and go will be close to gds3 only.
From the above description, one can conclude that a σadeoff among σansconduc­
tance, output impedance, and frequency response is possible in the design. For ex없nple，
if the above ratio, W41W1, becomes smaller, the transconductance will increase and the
frequence response will decrease. Also, it is possible to optimize the output impedance
by changing the ratio.
V. l.3. Tuning Capability
As mentioned before, tuning is a basic requirement for OTA design to counter IC
process tolerances and the changes of operating conditions. For the CMOS OTAs
de빨1해 in Chapter IT, tun피g is realized by changing the DC bias cuπent ， I. Generally,
this method is also suitable for most of OTAs designed in CMOS or Bipolar technolo-
gies. But, unfortunately, it cannot be applied to 없As MESFET technology, because
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short and single channel devices are used. First, since devices with a short channellen!흙h
are used in GaAs technology, a larger channel-Iength-m 떠ulation par없neter λ exists.
Therefore, the effect of the voltage Vds on the cuπ'ent Id cannot be ignored as is usually
done in CMOS technology. Consequently, the DC operating points can not be well-
controlled when the bias current 1 changes. Second, and most important, since only N-
channel devices are usually available, a "self-bootstrapping" technique should be used for
output impedance e따lancement as discussed in last section. The DC operating CUlTent in
Ql,11' (see Fig. 54a) is approximately fixed for a given width of Ql,because the voltage
Vgsl is fixed. πtis means tuning cannot be perfonned by chan밍ng the gate voltage of Ql
or Q2 as is usually done in a "cascode" structure. If the gate of Ql is not connected to its
source, the condition 피 Eq. (V.l lb) is invalid and the negative feedback loop is broken.
πlis results in a decrease of the output im)edance. For the circuit in Fig. 54b, it is also
impossible to disconnect the gate and source of Q5 for the p따pose of changing the DC
current 15 by varying the gate voltage of Q5. 까Ie reason is that this step would result in
Vgs5 changing with the AC input voltage Yin v따피ng and, in turn, in a small output
impedance. 만Ie conclusion here is that the currents in Q1,Q2,and Q5 in Fig. 54b cannot
be changed without changing the widths of Ql,Q2, and Q5. SO,a new method for tuning
will be considered with the resσiction that the sum of the DC currents 11 and 15 should
be constant.
A possibility to avoid the above problem is to connect a cUlTent source 1b in
par，외1리 with Q4 (see Fig. 55a). Then the relationship between 11 ,15,and 14 becomes:
14 =lt+15- 흉r붉
..... --‘
”
펴U때on (V.15) 뼈owsth빼ec뼈t월C~철꽤짚靈byv때mg the currentμ only;
therefore,11+ 15 can be kept constant. πlis means that the σansconductance (depending
on 14) can be tuned without changing 11+ 15.
‘~~
훌훌훌
-‘-
~
130
In practice, a transistor Qb is used to replace the current source lb as shown in
Fig. 55b, and the cuπ'ent in Qb, Ib' is conσ'ol1ed by the gate voltage Va of Qb. When Va
inα-eases ， Ib increases and 14 decreases, which results in a decrease in gm' Note that,
although the relationship between Va and Ib' res미cted by Eq. (V.l), is nonlinear, there is
no problem for tuning. The reason is that the requirement for tuning is continuity, not
파Ie없ity.
lout
Vdd
Q
Q
lout
Vdd
(a) (b)
Fi웬Ire.55. Transconductance tuning by using shunt current source (a) or
σ'ansistor Qb (b).
““‘-
'00
As mentioned in Section VJ.l, a Sch야tky diode exists between the gate and
S삐'ce terminals of a MESFET. Therefore, the r뻐ge ofv이없ge change for Vgs of Qb is
limited by Eq. (V.7) to near 1.4 V. For the linearity consideration the range of voltage
changes for Vgs of the active transistor Q4 will be less than 0.75 V, because the soft
"knee" of a MESI핀T results in the transistor operating far away from VT =-0.7 V, usu-
외ly at -0.2 V. Then, if the widths of Q4 and Qb are chosen to be the same to obtain the
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condition 14 =Ib, the maximum range for changing 14 is typically a factor of four. In
practice, d따ing tuning, the linear input range is reduced because the current of an OTA
becomes saturated earlier (see the curve Ibias =80μA in Fig. 24). In order to avoid this
situation in the GaAs OTA, the maximum tuning range is 회펴ler reduced. ’The reason to
avoid this from happening in GaAs OTA, not in CMOS OTAs, is that the input range of
the GaAs OTA is relatively sm떠1. If the width of Q4 is greater than that of Qb, the max-
imum tuning range is smaller. In the opposite way, the range may be larger. But, due to
the restrictions by Eq. α.7) and by the I피e없ity of 야Ie OTA, the maximum tuning range
is typically res며cted to a factor of four for this configuration. Otherwise either Vgs4 is
out of the range defin뼈 by Eq. (V.7) or the linearity is poor. So, the conclusion is that the
possible tuning range with acceptable linearity is much less than a factor of four, say a
factor of three.
In order to verify the above conclusion, SPICE simulations were performed on
the circuit in Fig. 52 with the σansistors Ql and Q3 (Q2 and Q4) being repla야d by the
circuit in Fig. 55b. ’The results are in Fig. 56 in the curves labeled Vc =-5 V (Vc is
identified below in Fig. 57). The curves show that, for W4 = Wb and an acceptable linear-
ity, tuning caused by changing Va gives a relatively small range of a factor of 1.8. There
are two reasons for this small tuning factor: First, the current lout in Fig. 56 is the total
differential current, not the DC current in Q4. Then, the change of 10찌 not only depends
on the current in Q4,but also on the resistor RE. Eq. (V.5) shows that the changing oflout
which determines Gm is less than that of 14 which determines 8m. πIe p따pose of 10，따
used is that 야Ie interesting parameter is lo따， not l4,because the total σansconductanceis
determined by lo따. Second, although Va in Fig. 56 is changed from -0.8V to 0.3V, Vgsb
changes, actually, only from around -0.4 V to +1.5 V. The reason is that,when the circuit
in Fig. 55b is used as an input stage in a differential pair, the source terminals of the
σansistors Q4 and Qb are connected to a current souπe，2ID in Fig. 52. So, the node of
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the common source terminal is an AC ground or a floating node. When the DC voltage
Va changes, both Vgs4 and Vgsb change. This res띠ts in the change of Va being sh없dby
Q4 and Qb. An accurate voltage for the common source terminal can be calculated as fol-
lows.
o
-200u
-300u
-800m -GOOm -400m -200m 0 200m 400m GOOm 800m
Vi
-lOOu
1뼈
300u
lOOu
200u
Figure.56. SPICE simulation results for DC transfer cwves with tuning:
-0.8 V~ Va ~ 0.3 V.
the range defined in Eq. (V.7), say 0 V. 만len， for W4 = Wb , the total current is equal to
214 with Vgs4= O. When Va = 0.3 Vand Yin = 0, the following여uation holds.
2 . W.. ,.... _ .., ..,2klτ찬딴(“k2애(O-Vs께)+ 까꿰) +k서l-r-→(야kμ2애(0.3←-V.κ깨~)+~꿰T끼) =2찌k1편푼푼(까)2 α띠16L
In Eq. (V.l6a), Vs is the voltage of the common source terminal. Consider k2 =0.5 and
Vr =-0.35 V, then Vs =0.166 V.
In another case, Va =-0.8 V which is so low that Qb can be considered to be off.
So,all cuπ·ent 엔ows through Q4,and the new equation is
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Vc
F뼈ore.57. ’Transconductance tu띠ng by using the combination of "버gital"
and 갱nalog" techniques.
Ul 2 Ul
k1풍(k2(0- κ)+ 까) =2k1효(싹f (V.16b)
From:태. (V.16b),Vs can be calculated as -0.3 V. So, the actual range ofthe Vgsb change
is from -0.5 V to +0.134 V and the range of the Vgs4 change is from -0.166 V to 0.3 V;
both ofthese ranges are within the one predicted by Eq. (V.7).
To enlarge the tuning range, two additional transistors Q6 and Q7 are added to the
circuit in Fig. 55b as shown in Fig. 57‘ Here,Q7 is a p없s gate없nsistor controlled by 야le
voltage Ve, and Q6 is another possible active path for the input signal. When Ve =-5V,
both Q7 and Q6 are off. Then, 야le input sign외 is applied to Q4 only. πlUS， 앙le
"equivalent" width of the input device for the AC signal is W4 which detennines the
없nsconductance gm' If the widths of Q4 and Qb are chosen to be the same, the tuning
range is less than a factor of three as discussed above. When Ve =0, Q7 is on and, in
turn, Q6 is on. The input signal now is applied to both Q4 and Q6, which results in the
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"equivalent" width of the input devices equal to W4 + W6. Then, for W4 = W6 = Wb' the
”며uivalent" active current increases from 1/2 to 2/3 of the total current or increases by
66% and can be changed by v따ying Va in a new range different from that for Vc =-5 V.
까ris results in the tuning range being doubled if the two different ranges do not overlap.
But in practice the ranges should overlap a little, because tuning should be continuous. If
W4=W6=Wb , 야ris condition is always true because the AC current only can increase
by 66% which is less than the tuning factor of 80%. For example, if the to뼈1 cuπ'ent is
chosen as unity, the "active" current is 0.5 for Vc = -5 V. With a tuning range as a factor
1.8, the current ch뻐ge is from 0.357 to 0.643. When Vc = 0 V,야tecuπent increases from
0.5 to 0.83 and can be changed from 0.59 to 1.06. Then, the total tu띠ng range is continu-
O뻐:lych때ged from 0.357 to 1.06, increasing from the 0찌ginal factor of 1.8 to a factor of
2.97.
만Ie function of tuning has been checked by SPICE simulation with
W4=Wb=7찌n， W6 =6찌n， and the load resistance equal to 1 kn. Because these three
widths are almost the same, a tuning range is continuous. The results in Fig. 56 show that
when only Va changes the transconductance can be tuned continuously by nearly a factor
of 1.8 in a good liner range for Vc = 0 V or Vc = -5 V. Combining these two ranges, the
tuning range is nearly, but less than,doubled and is still continuous. This conclusion also
can be seen from Fig. 60a which shows the tuning range and,also, indicates an important
fact: the bandwidth of the OTA is nearly independent of tuning.
Because Q7 is used as a switch and Vc has only two possible values: 0없d - 5V,
active current change caused by changing Vc may be c외l려 ”버gital tuning." Coπespond­
ingly, the change caused by changing Va is called "analog tuning," because the change is
continuous. It is obvious that, if a larger tuning range is requ뾰d， further σansistor p떠rs，
such as Q6 and Q7 can be used. 깐ris means that the scheme can be extended by using
additional σansistors Q6j, addressed by corresponding pass-σ때sistors Q7j and con-
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troll려 by voltages Vci through programming. In this manner, a combination of digit떠
andan외og tuning is employed and a large tuning range can be obtained.
V.1.4. DC Level Shifter
As mentioned before, in없As MESFET technology, only N-channel de'꺼ces are
usually available. πIUS， if the DC input voltage level of the OTA is zero, the DC output
voltage level is greater than zero. ’Therefore, a level shifter must be used because 버rect
coupling is usually used for integrated circuits.
As a conventionallevel shifter, a source follower Q2 in Fig. 58 shifts the voltage
by one Vgs 2' An n-stage multiple source follower, therefore, can shift the voltage by
l=n
IVgs,i' Unfortunaκly， source followers can not be used in a πansconductance circuit,
i =O
because the output impedance of a source follower is very low,which, in turn,results in a
low output impedance for the designed OTA. Also, in a σ'ansconductance circuit, the
interesting ouφut par없neter is Cllπ'ent ， not voltage. So, if a so따'ce follower is employed
in an OTA, the output current, for example Id2 in Fig. 58, becomes a complicated func-
tion to input voltage Vin:
Id2=k’ [k 1(Id1 7dsl+ Id27ds2 + 2Vss ) - VT]2 (V.l7)
, W?
where Idl is a function of Yin as shown in Eq. (V.l),k =k 1+, and 7dsl and 7ds2 areL2
the output impedances of Ql and Q2, respectively. From Eq. (V.l7), it can be obseπed
that the ouφut cuπent ， Id2' is an implicit function of Yin' πIe σansconductance of the
total circuit, therefore, is ha펴 to be pr벼icted and is not a constant as required.
In order to maintain the properties of the πansconductance circuit, a level shifter
consisting of only the diodes d 1 to d 14 in Fig. 59 [97] is used. ’The ouφut cuπ'ent is
approximately unchanged after passing the diodes. Because the diodes are directly con-
nected to the output stage, or to the transistors Q7 and Q8 in Fig. 59, a parasitic
136
Id2
‘~I 02
Id1
』→I 01
Vin
Fi밍Ire.58. πleouφut buffer or level shifter.
impe없nce， nRi (l +SCdRd), is connected in series between the output stage and the
load. Where, n is the number of diodes used, Cd is the diode capacitance, and Rd is the
diode parasitic resist없Ice. The diode p따asitic resistance degrades the frequency
responses of the OTA in the high-frequency range, so two larger bypass capacitors C3
and C4 with the value of 0.9 pF are used. In Section V.1.6, the SPICE simulation results
will show that this design gives an acceptable frequency response with the required per-
formance of the DC level s피fter.
V. l.5. Common-Mode Feedback Circuit
In order to achieve the advantages of a fully balanced circuit structurδ ， a differen-
뻐 output stage is used in this GaAs MESFET OTA. As discussed in Chapter ill, a
common-mode feedback circuit must be used to stabilize the DC output level. It is also
discussed in Chapter ill that a CMF circuit is possible to cause DC offset during tuning.
Fortunately, tu피ng of this OTA is not implemen때 by changing the bias current Is, but
byv따피ng the current in Qb in Fig. 57. πlen the DC CUIπnt in the output s없.ge does not
change with tuning, which results in constant DC voltages at the output nodes. Thus, the
popular and simple CMF circuit shown in Fig. 28(1) can be used. The modification made
here is to add the level shifting diodes dIS to d23 as shown in Fig. 59. πIe p따pose of
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using d20 to d23 is to generate an appropriate voltage drop to guarantee that Q26 works
in the saturation region.
만Ie simulation results for the common-mode feedback circuit will be shown in
the next section.
V.1.6. Simulation Results
πIe OTA with the stages discussed above is drawn in Fig. 59. From the circuit
diagram, it c때 be observed that the input s않.ge is a cascode circuit. ’The transistors Q1 to
Q6 and Q15 to Q16 are used for input and tuning,and the transistors Q7 to Q14 fonn an
improved circuit for output impedance enhancement. ’The source degeneration is fonned
by the resistors R 1 and R 2 with the value of 500 0 each, and the capacitors eland c2
with the value of 50 iF each are used for reducing the excess phase shi잔. 깐Ie diodes dl
to d14 are the level sh짧er and the capacitors C3 and C4 with the value of 0.9 pF are
usedforAC야pass.
Note that the sum of the widths fcπ Ql, Q3, and Q5 is the same as the sum of
widths t4야 Q7 and Q12, but, the width of Q7 is not the same as that of Q9. The reason is
that the current in Q9 is the sum of the currents of Q7 and Q21, rather than that of Q7
only. Another reason is that Vgs 9 is equal to zero while both V양7 and Vgs 21 may not be
zero.
까Ie OTA has been simulated by SPICE with the par없neters used in Section V.l.l
and the load resistance of 1ill.까Ie widths for all transistor are shown in the circuit with
the unit"μmil ， and the power supplies are +5 V,+10 V, and -5 V. Va changes from -0.8V
to 0.3V as discussed in Section V.l.3.
깐Ie simulation results for frequency response in Fig. 60a show that this OTA has
a very-high bandwidth: f -3db is at 1없st 7 GHz over the whole tuning range. The results
for linearity are shown in Fig. 56, which has been discussed already. The output
139
imp려없lce shown in Fig. 60b is around 160W at low frequencies and is larger than 100
않 until f = 100 MHz. If r，어띠red， the output impedance can be further increased by
decreasing the뼈lsconduc뼈nce as a σ'adeoff. πle ouφut parasitic capacitor is as low as
-16 jF, and it can be reduced by decreasing the sizes of the transistors. ’The input capaci-
tor is also 16 jF with a very high input resistance.
’The common-mode feedback circuit has also been tested; the simulation results in
Fig. 60b show the common-mode output impedance of the OTA is only 5 압1. ’The com-
P따ison of this value to the lew-frequency differential output impedance of 160 kQ shows
that a high common-mode rejection ratio is achieved.
In order to test the performance of compensation capacitors eland C2 in Fig. 59,
an integrator is built by this OTA terminated by a grounded capacitor, CL = 1pF (see
Fig. 3b). πle simulation results in Fig. 61 show that for C1 ~ 150IF the excess phase
shift can be totally compensated up to f =1 GHz without leading to any peaking in the
total ouφut CU1Tent (see Fig. 6Oa).
In practice, it is impossible to change the value of C1 directly for phase tuning as
discussed in Chapter n. One possible choice for making the compensation electrically
variable is to place a GaAs MESFET in par떠leI with the capacitor C1 by connecting
so따'ce and dr없n of the MESFET to the terminals of C1 and the gate of the MESFET to a
negative voltage Vc. Thereby, C1 is augmented by the voltage-dependent junction capa-
citor of two reverse-biased Schottky diodes D gs and Dgd in series, so that the phase can
be varied by controlling Vc. Usua11y, the junction capacitor is a nonlinear function of the
applied signal and control voltages; whether this causes difficulties in the design of a
filter and the phase controlloop has to be carefully ev외uated.
V.l.7. Other Considerations
πle OTA in Fig. 59 has been 외so simulated for different temperatures. 깐le
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Figure.60. SPICE simulation results for frequency response of the GaAs
OTA with different tuning voltages (a) and output impedances (b) for <1>
the differential ouφut and <2> the common-mode output.
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Figure. 61. 만Ie simulation results tl야 AC compensation of the excess
phase shifts by eland c2 in the circuit in Fig. 59.
results in Fig. 62 indicate that the -3dB frequency changes by 12% and the low-frequency
transconductance changes by only 0.5% as temperature varies from 27°C to l000C
(curves <1> and <2> in Fig. 62).까lese results can be explained by two facts: 世st， in the
indicated temperature range, for intrinsic reasons, the MESFET used has approximately a
14.5% change of IT and a nearly 0.6% change of gm [219]. πlese variations are very
close to the simulation results. Second, in the OTA design, the source degeneration used
provides local feedback to stabilize the input stage to temperature variation.
Because the GaAs OTA works in the gigahertz f빼uency range, the parasitic
inductances and resistances of bonding wires from pads to pins may become nonnegligi-
ble. So, the OTA has been simulated with 2 nH bonding inductors for all power supplies
and 2 nH bonding inductors and 50 n wire resistors for both input and output terminals.
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Figure. 62. The simulation results for the output current of the OTA in
Fig. 59: <1> T = 27°e without wire inductors, <2> T = wooe without
wire inductors, and <3> T = 27°e with 2바i wire inductors.
The simulation result in Fig. 62 (c따ve <3» shows that there is no pea퍼ng or phase lead
present; there is only a 10% change in frequency response. If a smaller value of 1 nH is
used for the wire inductors in simulation, no frequency variation is obseπed. ’The reason
can be found in the lowoperating gain of the OTA with 1 ill load and the very small
parasitic capacitances (16 iF for both input and output capacitances).
V.2.A 1GHz없AsGYRATOR-e INDUCTOR
With the GaAs OTA, we can build a simulated inductor. ’The reason we are
interested in building an inductor :first is that inductors have played an important role in
analog circuits for signal processing because, in conjunction with capacitors, inductors
canpro피de complex poles. In recent ye따s， in order to include inductors in integrated cir-
cuits, the bulky discrete inductors are replaced by simulated inductors. Particularly, with
increasing requirements on the accuracy and the high-frequency behavior, the p따asitic
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parameters in discrete inductors are so I따ge that simulated inductors must be used.
Although using an RC-active network can avoid inductors, this network usually leads to
circuits which are very much more sensitive to component tolerances than 없1 LC net-
work [1]. πlerefore ， building a simulated inductor is very desirable.
πle circuit diagram of a gyrator-C inductor implemented by OTAs and a capaci-
tor is shown in Fig. 42d. πle difficulty for building a good gyrator-C 피ductor is the
parasitics associated with OTAs. It is well known that, ideally, a gyrator-C inductor is
built by two voltage-controlled current sources and one capacitor. But, when OTAs are
used to replace the current sources, the input and output impedances of the OTA (see Fig.
63) form 뻐 RLC network (see Fig. 64a) which is equivalent to the inductor in Fig. 42d.
πlese parasitics w피 affect the resonant 한'equency ω。， quality factor Q, and the valid
range of constant inductance. One way to reduce the effect of the parasitics is to design
OTAs with small input and output admittances. Another way is to find the prefeπ'ed rela-
tionship among the parasitics of the OTAs, by considering which par없neters are impor-
tant for the design and which ones not. An optimum result can be obtained by carefully
appropriate tradeoffs.
+
Vin
Fi밍.tre. 63. Sm외I-sign떠 equivalent circuit for single-ended OTA with gm
being the transconductance, Yi = gi + SCi and YO = go + sCo, where g is
the parasitic conductance and C is the parasitic capaci없nee.
V.2.1. Design Considerations for Gyrator-C Inductors
πle eq띠，valent circuit of a gyrator-C inductor (Fig. 42d) is shown in Fig. 64a with
L being the inductor, ReI/ the 여uiv외ent loss-resistor, Rp the 어uivalent par떠l러 resist，야，
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and Ceq the equivalent parasitic capacitor. Using the small-signal equivalent circuit for
an OTA shown in Fig. 63, the small-signal equivalent circuit for a single-ended structure
is ob뻐ined in Fig. 64b and a small-signal analysis shows that input conductance of this
inductor is
gmlgm2
Y“= (gil + g02) + S(Cn + Co2) + ~_ ,_ \. ~"~"~u;:，'~" ,,, \. (V.l8)
l (gi2+go1)+s(C+Co1 +Ci2)
where gm 1 is the transconductance of the 찮st OTA and gm2 the σansconductance of the
second OTA, and all other parameters are defined in the figure heading of Fig. 63. Note
that, in Fig. 42d, the σansconductances for both OTAs are the same, but dif폈'ent ones
뼈 assumed때r Eq. (V.l8).
Fp,
Ceq
(a)
Ii,
+
[
1||싫
(b)
Fi밍lI'e. 64. Aeq띠.valent circuit for the gyrator-’C inductor shown in Fig.
42d. (a) RLC equivalent network. φ)Sm뻐I-signal circuit for single-ended
structure. Yin =Iin/Vin is the equivalent input conductance.
Generally, the circuit capaci없nce C » Col and Cn , and goi » gii. Then, the
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inductance and parasitic parameters of this inductor can be expressed as follows:
L=
C (V.19a)
gmlgm2
gol (V.l9b)RaJ, .= gm1gm2
Ceq = Cil +Co2 (V.l9c)
(V.19d)Rp=-
g02
Further, the self-resonance frequency,ω。， self-resonance quality factor, Qo' and inductor
quality fact야" QL,can be calculated as
1/2 gmlgm2 、 112
COo =(~) =(.... ;::"'~:"::' ,) (V.20a)
LCeq ' 'C(C02 +Cil)'
QL ωL ωC
= ::- =..=..:::.. (V.20b)
Req gol
Ceo , 112 1 gm Igm2(C02+Ci1) 112Qo =RD (-，그.) =-"'-( ~....~...-..... -- ... ) (V.20c)
(,I --p' L ' g02 ' C
From Eq. (V.20), it c뻐 be observed that the different p따'asitic p따'ameters of OTAs do
play different roles in determining the parameters of the inductor. For example, the
values of the capacitors Ci 2 and Co I are relatively arbiσ쩌， because they are not shown
in the above equations. Therefore, there are no restrictions on Cn and Col' Also, the
individual transconductances gm 1 and gm2 are not important for the design but their pro-
duct is. Similarly,only the sum of the capacitors Cil and Co2 is relevant.
For a required inductance L, in order to obtain higher resonance frequency 10 it
can be seen from 돼. (V.20a) that the only choice is to reduce the parasitic capacitor,
Ceq. πus， in turn, requires the input capacitor, Cil' and the output capacitor, Co2, to be
small. Since Cil can be reduced only by decreasing the sizes of transistors used in the
first OTA, gm1 will be reduced 외so. But, as mentioned above, the interesting parameters
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are not gm 1 or gm2,but their product. So, a small gm 1 will not cause any problems if the
product is maintained constant by increasing gm2. Of COlπse， increasing gm2 will cause
both capacitors Ci2 and Co2 to inσ'ease. Fortunately, a larger Ci2' being not very large,
is not important for the design and Co2 can be reduced by employing ciπuit design tech-
niques,for example, by increasing the width of transistor q 13 and deα'easing the width of
transistors q7 ,q9' and qn in Fig. 59.
Another advantage of using small-size σansistors in the first OTA is that a high
inductor-Q can be· obtained due to the higher output impedance of the first OTA. For
ex뼈lple， ifW7 =2 )lm, the low-frequency output impedance of the OTA in Fig. 59 can
be as high as 1 MO.
When Ceq is reduced, the self-resonance quality factor Qo is reduced also. From
Eq. (V.2Oc), it can be obseπed that Qo depends on go2 more than on C，업， so that the
reduction on Ceq can be compensated easily by a very small go2. Because large-size
transistors have been used in the second OTA, go2 can only be reduced by using the cir-
cuit design techniques which have been used already for reducing the capacitor Co2'
πlen， go2 cannot be further reduced to as small a value as desired. A π'adeoff， therefore,
exists between fo and Qo'
Because a small gm 1 W퍼 be used in the design, as discussed above, the tuning
range in the 닮st OTA may be lin뼈d by σansistor characteristics. Fortunately, tuning
can be implemented by changing either gm1 or gm2,because only the product of gml and
gm2 is of interest. Thus, to띠ng in the first OTA can be deleted, which results in the
transistors q3 ,q4,qs,q6,qlS and q16 being removed from the OTA in Fig. 59. Also, as
the capacitor Co 1 is less important for the design, transistors q 13 and q 14 can be removed
too. Then, the circuit for the first OTA used in our gyrator-C inductor is reduced to the
one shown in Fig. 65, from which it can be seen that the number of transistors in the
input stage is reduced by approximately a factor of two. Note that the sizes of the σansis-
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tors in Fig. 65 used here w피 be given in next section.
Based on the above discussion, a general design procedure can be summarized as
follows [142]:
a) Forarequ뇨'edL， c때C띠ate the gm by Eq. (V.19a) by ass빼ing gml =gm2 = gm'
b) Decrease gml by a factor and increase gm2 by the same factor.
c) Calculate 해 parasitic parameters for the first OTA shown in Fig. 65 and for the
second OTA shown in Fig. 59.
d) C외culate the p따없leters ， coo,QL ,and Qo by Eq. (V.20).
e) If Qo is very high but both짜 and QL are not high enough, continue to decrease
gml 없ld increase gm2. 1f Qo is too small, increase gml and decrease gm2.
f) Repeat the above proced따'e， until satisfactory values for ω。， QL and Qo 하g
ob때in'려.
V.2.2. Practical Design
According to the design procedure desσibed in Section V.2.1, a gyrator-C induc-
tor was designed with 1 pm GaAs depletion-mode MESFETs which were used in the
design of GaAs OTA early.깐Ie simple circuit in Fig. 65 is used for the first OTA and the
circuit in Fig. 59 is employed for the second OTA.깐Ie gate length of the σansistors used
in both OTAs is L = 1찌n. 깐Ie widths of the transistors used in the first OTA are
WI =W7=2 찌n ， W9=6찌n， Wn =20 ,um, WI7=W 1s=4μm ， and
W19 =W20=3찌n， and those of all 피odes are 2찌n. For the second OTA, the widths of
떠l σansistors are WI = W5 = W7= 6찌n ， W3 =5찌n， W13=11찌n， W9 = 10 }IJn,
Wn =45찌η， and W19 = W20 = 2μm， and those of all di때es are 2찌η• Vc and Va in Fig.
59 fcπ the second OTA are selected as 0 V and -0.8 V, respectively, to obtain the max-
imum transconductance. With this choice, gml ::: 0.05 mS,Rout1 ::: 1M n, gm2 ::: 0.25 mS,
Ro따2::: 300 kn,Cil ::: 1.5 iF’, and Co2::: 6.5 IF’.
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The designed inductor was simulated by SPICE with C = 0.15pF and the results
are shown in Fig. 66. It can be obse:πed that the self-resonance frequency 10 is 1 GHz,
which is slightly smaller than the calculated value, 1.03 GHz. Note that the equations in
Eq. (V.l9) are ob없ined for a single-ended circuit When a fully깅ifferential structure is
used, the equations should be m며med by doubling the ttansconductances of the OTAs.
Fig. 66 also shows that QL is 80 at1= l00MHz with very hi힘1 Qo'
IZI <1>
1meg
Gyrator-C inductor <2> +(f)
100
1k
.
/ ~
1/
<2»
μz Q-=801[7- <1써 -
써끼ν -.
-
: μ/
iii'
、-
." to •
50
lOOk
10k
o
-50
100
Req =250•-
10
10k
-100
freq.(Hz)
。
‘
mmlOOk 1meg 10meg
Figure.66. SPICEs파lUlated frequency response of a gyrator-C inductor.
’The magnitude of the inductive impedance (C따ve <1> in Fig. 66) at low frequen-
cies indicates that the equivalent parasitic resistance is around 25 0 ,which is close to the
calculated value of 20 O. 까le difference is caused by the assumption gol :> gi2 used for
obtaining Eq. (V.19b). Curve <1> 외so indicates that L ::: 3.2 PH which is also close to
the calculated values.
150
’The phase of the inductor in Fig. 66 shows that if the required phase error is less
than 5 degrees, the valid range of this inductor is from 10 MHZ to 1 GHz. If the required
phase error can be relaxed to 45 degrees, the relatively I따'ger，뻐ge from 1MHZ to 1GHz
is obtained.
V.3. A SIMULATED 200 MHZ GaAs LC LADDER FILTER
In the last two sections, a 7 GHz OTA and a 1 GHz inductor have been designed
in 1 pm depletion-mode GaAs technology with VT =-0.35 V and iT = 12 GHz. πlese
designs show that the frequency responses of these basic building blocks are limited by
the fr of없As MESFETs, which proves the prl려iction we made in the inσαiuction of
this chapter. In order to further prove that this prediction is valid for a complex systems,
a high-order filter w피 be designed in this section.
Using an OTA, a simulated resistor can be easily designed as shown in Fig. 42b.
With the basic elements of R, L, and C, an LC ladder filter can be built. As mentioned in
Chapter IV, for the p따pose of testing, an elliptic filter is a good candidate because the
transmission zero of the filter, which determines the frequency response and magnitude
attenuation of the filter, is much more sensitive to parasitics than the cutoff :frequency.
So, for this p따pose and to simplify the design procedure, a third-order elliptic filter is
selected as떼 example.
’The circuit diagram of a third-order LC lowpass 어.1iptic filter was shown in Fig.
43 and its implementation by OTAs and capacitors in Fig. 44. All OTAs used are the
GaAs OTA in Fig. 59 with identical transconductances, gm = 0.3 mS, except the first
OTA, which has the value of 2gm so that the transfer function is equ외 to unity at DC
[131]. πIe control voltage of the output buffer now sho띠d be connected to Vss (-5 V)
instead of -2 V used in CMOS, because the transistors qs2 and qs4 are depletion-mode
devices. ’The widths fot the σansistors qs 1 to qs4 are chosen as 4 pm for saving power
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and chip area.
πIe design considerations for a go여 잠equency response mentioned in Section
IV.2.2 are general for any힘nd of technology. So, the parasitic capacitances of the GaAs
OTA (Cin =Cout =16 fF) should be included in the calculations. Considering the fre-
quency limitation caused by parasitics and using Eq. (IV.25), the circuit capacitor Ci can
be calculated, for fo =200 MHz, as C1 =0.458 pF, C2 =0.179 pF, C3 =0.489 pF, and
CL =0.272 pF. These values satisfy the requirement to be large compared to parasitics.
πIe filter was simulated by SPICE, and the res띠t in Fig. 67 (curve <3» shows
that the cutoff frequency is 200 MHZ as designed. πIe 없nsmission zero is located near
350 MHz and the notch is deep enough. These results mean that the parasitic capaci-
tances were well predistorted when Ci was calculated. πIe maximum value of the cutoff
frequency in Fig. 67 (C따ve <1» is 300 MHZ which co:π'esponds to the maximum뼈1­
sconductance (gm)max =0.44 mS and the minimum v;외ue is approximately 130 MHz.
πlis indicates the cutoff frequency of this filter can be tuned by a factor 2.3.
From Fig. 67, it can 외so be seen that the low-frequency gain is -2 dB instead of 0
dB. πIe reason is that the gain of the output buffer is only 0.8, instead of 1, due to the
lower gm'rds product of GaAs MESFETs. If unity gain of the filter is required for the
design, the self-bootsσapping technique could be used in the output buffer or gm 1 could
be increased. Fig. 67 also shows that the magnitude attenuation is more than 23 dB for 와l
tunmg.
만lis design further verifies the prediction made early and shows that a
continuous-time transconductance-C system is a good candidate for high-frequency
applications.
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Figure.67. πle simulation results of the frequency responses with tuning
for the filter in Fig. 44, but with GaAs OTAs in Fig. 59. <1> Vc =0 뻐d
Va = -0.8 V, <2> Vc = -5 V and Va = -0.8 V,<3> (nominal response) Vc =
oand Va =0.3 V, and <4> Vc = -5 V,Va =0.3 V.
CHAPTERVI
IC PROCESSES AND LAYOUT DESIGNS
In the last several sections, the design techniques for OTAs with different con-
siderations, such as linearity, linear input range, frequency response, and common-mode
feedback circuit,have been피scussed. Also, the design proced따'es for filters with several
tens of megahertz frequency range and even several hundreds of megah하tz range have
been presented. πIe designed circuits have been primarily verified by SPI(모 simula-
tions. Although the simulation res띠ts can be trusted, particularly, for simulation done
with Level 3 (a semi-empirical curve-fitting) model, these results do not include the pro-
cess tolerances which, in practice,can be as high as 15% and may totally destroy the per-
formances of the circuits. So, to include the process toler뻐ce in the design is a must.
To consider the impact of process tolerances on the circuits, currently, computer
simulations are not adequate. ’The best choice is to built the circuits and to measure the
real data. Obviously, these data contain all information we are interested in.
πIe first step in building a chip is to design a layout which is a graphic represen-
tatives for the physic외 없nsistors ， capacitors, resistors, and interconnections. After lay-
out, a verification tool should be used to debug the eπors made during the eire띠.t or lay-
out designs, and to check whether the parasitics are acceptable. Wi야I a clean layout, a
circuit can be fabricated.
h 야tis chapter, the processes used for fabrication w피 be introduced first, then 앙Ie
layout tools will be briefly mentioned. Next, the design considerations of layout will be
discussed and,finally, the design of the OTA and the filter layouts will be presented.
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VI.1. DESCRIPTION OF IC PROCESSES
As mentioned in the introduction, there are three difference processes used in the
design: (1) MOSIS from University of Southern California, (2) DABIC from Allegro
Microsystems, Inc., and (3) QED from TriQuint Semiconductor, Inc. They will be intro-
duced one by one.
VI.1 .l. MOSIS
MOSIS (MOS Implementation Seπice) is a group of vendors operat려 by the
Information Sciences Institute of 앙le University of Southern California under the spon-
sorship of the U.S. Department of Defense Advanced Research Project Agency
φIARPA) and the National Science Foundation (NSF). πle feature of MOSIS is that it
combines several pr，이ects on a single wafer fabrication run, so the cost can be reduced.
In p따ticul하" the funding fi야 fabrication for University projects can be obtained from
NSF, and this is why we selected MOSIS for our fabrication.
MOSIS supports four different technologies: NMOS, CMOS/bu1k, CMOS/SOS,
and PCB, also MOSIS supports both digital and an외og processes. In p하tic띠따" MOSIS
provides the scalable CMOS/bulk technology. πle main advantage of 앙lis technology is
that the size of channellen햄lofde찌ces is sc외able from 3.0 pm, 2.0 파n， 1.6 pm, to 1.2
pm, because the same set of desi믿1 rules coveτs all four feature sizes. πlis means that a
3.0 pm layout can 뼈 fabricated at 2.0, 1.6, or 1.2 pm by scaling a large fraction of the
layout instead of redesigning. For packaging,MOSIS suppc:πts 28,40,64, 84, 108,or 132
pins packages.
πle process used for fabrication was a 2 pm analog N-Well CMOS process with
vendor’s name ORBIT’ 없띠 running name NllB. 깐le process possesses two layers of
me없1， metal1 and metal2, for interconnections and has two layers of poly, poly1 and
poly2. Gener외ly， poly1 is used for the gates, and poly2 for interconnections. The double
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poly provides a large and accurate capacitance in a small area. The package used has 40
pms.
Details of the MOSIS process file we use for SPICE simulations are shown in
Appendix A.I.
’The SPICE simulation results for the 없nsistor characteristics based on the
parameters in Appendix A.l are shown in Fig. 68. It can be seen that, for a 10 pm N-
channel or a 30 pm P-ehannel 없nsistor， the v허ue of the drain current is normal, the
threshold voltage is normal, but the ouφutimp려없Ice is relatively small. So, in the OTA
design, a cascode stage is used for the enhancement of the output imp잉ance.
Note that the corners (knees) between the linear and the saturation regions shown
in Fig. 68a (NMOSFET) are caused by modeling, and they do not appear in practice
because of the continuity of the current derivative.
VI.1.2. DABIC
DABIC is an industrial fabrication system from Allegro Microsystems, Inc.,
formerly Sprague Semiconductor Group. DABIC is an 뻐alog BiCMOS process with
double wells and has both 2.4 pm φ'ABIC V) and 3.5 pm (DABIC ll) technologies.
When starting to fabricate our 떠℃띠ts， DABIC V was not available so DABIC IT was
used. ’The package used has 68 pins,but only 42 pins were used.
암Ie fabrication 피 앙lis process was free of charge in exchange for the consultant
work to the design of the 없nsconductance-C filters which the company was interested
in. So, 외1 information for this process is company경onfidential ， and cannot be revealed
here. But, the σansistor characteristics based on SPICE simulation done here are shown
in Fig. 69. From 야lere， it can be observed that 앙Ie N-channel없nsistor is almost perfect;
normal dr없n current, smooth transition between linear and saturation regions, and very
high output impedance. ’The P-channel transistor is typic외.
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Fi밍Jre. 68. SPICE simulation πs띠ts for 야Ie dr없n curπnt vs. 바없o-to­
source voltage characteristics of an N-MOS탠T(히 and a P-MOSFEl’ φ)
fromMOSIS.
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Fi밍.tre.69. 깐le simulation results for the drain current vs. drain-따source
vol때ge characteristics of an N-MOSFET (메 and a P-MOSFET (b) from
Allegro Microsystems, Inc.
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VI. 1.3. QED
QEDis 떠so an industrial fabrication system pro찌ded by TriQuint Semiconduc-
tor, Inc. QED is a 1 pm닮AsMESF따’ process with two layeπ of gold metal. In a떠erto
lower capacitance, air bridges 없e used for isolating the metals. Because, currently, a
GaAs MES핸T process is s버1 relatively expensive (the same price as a high peπor­
mance silicon), the circuit fabricated is not very large or complicated. So, similar to
MOSIS, multiple projects are built in one chip. πIe package has 44 pins, but packages
with more pins are available (> 100 pins). The circuit fabricated has less than 44 pins, so
several pins are shared by one signal for the purpose of reducing the inductance.
πIe fabrication in the QED process was 외so free of charge in exchange for the
company’s interest. So, not much information about this process can be given here. πIe
process files used for SPICE simulations are listed in Appendix A.2.
’The SPICE simulation results in Fig. 70 for the tr없lsistor characteristics indicate
that the drain cuπ'ent of a GaAs MESFET is comparable to the drain current of CMOS.
Due to depletion-mode σansistor used, the threshold voltage is less than zero (see Fig.
70a) and the saturation voltage, Vds.sar , is relatively small. It also can be seen from Fig.
70b that the output imp려ance is very sm외1， so a special technique should be employed
for output impedance enhancement. Only N-channel tr따Isistors exist in this process.
VI.2. DESCRIPTIONS OF THE LAYOUT ’IOOLS
만Ie layout tool used for the MOSIS chip is called Magic which was developed by
the University of C떠ifornia at Berkeley [248]. πIe layouts for DABle and QED were
drawn in Allegro Microsystems, Inc. and TriQuint Semiconductor, Inc., so the tools used
are company-proprietary. In this section, the only description given will야Magic.
Magic is an interactive system for drawing and modifying circuit layouts. With
Magic,basic cells can be drawn by using a color graphic display and a mouse,and can be
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Fi웰Ire. 70. SPICE simulation results for the drain current vs. gate-to-
source voltage characteristic (떼 and the drain cuπent vs. drain-따source
voltage characteristic (b) of a GaAs NMESFET from ’friQuint Semicon-
ductor, Inc.
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combined into a I따ge sπucture hierarc퍼cally. Magic has built-in knowledge of design
rule checking. So, during editing, Magic continuously checks for the design violations so
that violations can 뾰 corrected before the whole circuit is laid out. Magic also knows
aboutconnec뼈ty and transistors,and contains a built-in hierarchical circuit exσactor.
Magic uses simplified design rules and cire띠t structures, so is easy to use and
saves layout time. But, it costs some density of layout.
만le commands of Magic can be entered by two different ways: typing the com-
mand starts with a semicolon or by using macros. 만le basic commands of Magic are
paint, erase,copy,move, select, label, grid,view, zoom, undo, redo,and save. Magic also
has many other commands including the sσaighten 뻐d plow which are very powerful
ones for혀iting.
πle layout data generated by Magic are saved in a file with .mag extension, and
the data also can be exσacted to an .ext file for post-layout p하formance verification (see
Section VI.S for details). For fabrication, a CIF file should be generated for making
masks.
VI.3. DESIGN CONSIDERATIONS FOR LAYOUT
Before introducing the layouts, the design considerations should be discussed.
Basically, the considerations can뾰 sorted into four categories: process tolerance,parasi-
tics, reliability, and design automation. As to process tol없nce， there is little one can do.
But for parasitics,m없ly design issues are to be taken care of. Reliability, id없lly， is not
very import없lt for a small circuit with sever，따 h뻐마'ed 뼈lsistors. Design automation,
acto외ly， is not a p하t of this thesis,but is considered briefly in this section.
VI.3.1. Parasitics
Toreducep하asitics in a layout or to reduce their effect is very important for lay-
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out design. In the followingt the design considerations will be discussed from several dif-
ferent aspects.
A. CMOS Latch-up. CMOS latch-up is a common and i빼ortant phenomenon in
CMOSsσuctures and is caused by parasitics. It cannot be obs하ved from circuit design
and, therefore,can only be avoided in lay매tdesign.
Figure 71a shows a cross-section of the layout of a P-well CMOS structure, bui삐­
ing on aN-subsσ'ate and Fig. 71b shows its top view. On the left side of the figure, there
is a PMOSFET containing the P-type drain/source 버ffu하ons， poly gatet and the alumi-
num interconnection. In the P-well, there is an NMOSFET which has a similar structure
as the PMOSFET, except that N-type, instead of P-typet diffusions are used for the
drain/source. In order to isolate these two devices, a thick silicon oxidation is used f4야 a
high threshold voltage.
Besides the above-mentioned real devices, there exist parasitic elements. One
parasitic PNP lateral bipol하 없nsistor is formed by P-diffusion, N-subsσate， and P-well.
Another parasitic NPN vertic떠 transistor is built by N-substrate,paW터1， and N-diffusion.
These two없nsistors form a pnpn structure and없 connected to each other as shown in
Fig. 72 with Rw as the well resistance and Rs as the subsσate resis없nce.
From Fig. 72, it can 뾰 d하ived that, if both of the base-emitter junctions of the
bipolar devices are forw빼 biased and if the loop g없n satisfies the condition
~PNP PNPN~ 1 (VI.l)
with PPNP and PNPN be피.g the curπ:nt g뻐IS of the two없nsistors ， 앙Ie currents in both
σansistors w피 increase un버 they reach self-limit or until they result in the destruction of
the chip or its bonding leads. πlis phenomenon is called CMOS latch-up.
There are several meth며s for preventing latch-up. One approach is to increase
야Ie distance between the dr없찌'source diffusion of the P-ch없mel σ없Isistor and the P-
s D
n--substrate
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Fi웬lI'e. 71. A cross-section of the layout of a p-well CMOS structure (a)
and its top view (b).
「T@
f t¥
pnp
p 말표Ms I ~Rs
Fi밍lI'e. 72. Basic latch loop formed by parasitic bipolar σ뻐sistors and
P하asitic resistors in CMOS structure.
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well. πlis reduces the v외ue of ~PNP so that the condition in Eq. (VI.!) becomes inv외id.
But it costs circuit density. 만le second approach is ,to reduce the resistances of Rw and
Rs so that the forward base-emitter biases to the NPN transistor 없ld to the PNP σansistor
are less than 0.6 V and, therefo야， these tr，없lsistors are off. The method to reduce these
resistances is to place a P+ collar (called a guard파19) around the periphery of the P-well
oranN+ gu빼바19 surrounding the P-ch따m리 device.
An additional method to prevent latch-up is to use a different process so that a
well can be isolated. 까le examples are to use CMOS/SOS instead of CMOSlbulk or to
place an oxide trench deep enough to reach the low-resistivity subsπate around the well.
In both of these processes,both parasitic bip이ar σansistors are destroyed so that latch-up
never happens. But,usually, these steps are expensive.
Considering density and costs, the method of guard ring is chosen to prevent
CMOS latch-up for this thesis. Another reason for choosing the guard피19 method is that
it also helps to prevent the possibility of an N+ diffusion in the P-well from being too
close to the edge ofthe well,which possibly creats a VDD to Vss short.
B. Parasitic Capacitances and Cross없lk. It can be seen from Fig. 71a that there is
a parasitic capacitance between diffusion and subsπate/well associated with the drain때d
source ten띠nals of a device. In practice, this kind of capacitance cannot be avoided and
thev와ue of the capacitance depends on doping, applied v이없ge， and 벼앉usion area. The
first and second parameters cannot be changed in the layout design,but the third parame-
ter can. ’The method to reduce the diffusion 하'ea is to sh圖 a diffusion by several 피f­
ferent 뼈1하stors. For example, 야le 빼n of the 따lsistor M9 and the source of the
n없lsistor MIl in Fig. 4S are connected together, so that a P-diff’usion can be shared by
be야1 transistors (the shaded area shown in Fig. 73). The method also can be applied to a
single transistor by using multiple legs. In Fig. 74, a transistor with N pm width is laid
out in one leg (Fig. 74a) and three legs (Fig. 74b), respectively. It can be ea인ly calculated
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with D is the minimum width of diffusion, and the total diffusion area for the drain or
source of the three-leg tr뻐sistor is «2/3)NxD) μ:2m. So, the diffusion 없ea is reduced by
1/3, which results in reduced parasitic capacitances.
Figure. 73. Layout of two MOS σansistors with the sh따'ed diffusion
(shaded area).
Another kind of parasitic capacitance is wire capacitance which exists between
poly/metal to subsσate ， poly2 to polyl, metal to poly, and metal2 to metal!. 까lis 파ndof
capaci없nce depends only on the area, so that the only way to reduce the capacitance is to
use a narrow and short interconnection. In all filters designed to date, the current is not
very I따ge， so that a minimum wire width w피 be used. Also, the lenl꽤 of wire w피 be
kept as short as possible.
If a capacitance exists between two sign외 lines, it will cause crosstalk, which
means the signal in one 파le is being passed to another 파le in eπ'Or. To reduce crosstalk,
routing two lines in parall리 should be avoided. Also, the space between two wires may
need to be large for reducing the parasitic capacitance.
C. Substrate Noise. The substrate noise is caused by the bulk resistances and the
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Fi웬Ire.74. Layouts of aMOS σansistor with one leg (a) and three legs
(b).
parasitic capaci해nces. When signal voltages change at de꺼ce terminals of devices, they
will generate the corresponding changes in the substrate through the above parasitics. In
digital circuits, the subsσate noise is very large because the signal voltages v하yfrom Vss
to VDD' In analog circuits, since the voltages only swing in a linear range, the noise is
much smaller. In a mixed digital/analog 며n:uit layout, II혀뼈ng the subsσ'ate noise
transfeπ'ed from 하gital circuits to analog circuits is a v'하y interesting and important
topiC.
’The most common method for reducing the subsσ'ate noise is to use substrate
taps. In this method, P+ or N+ deep diffusions are plugged in the substrate to reduce the
bulk resistances on the surface of the subsσate. These taps are connected to a DC voltage
so that the potential on the surface is near constant.
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Another advantage of using subsσate taps is to reduce the crosstalk, specifically
for analog filters, 없lOng OTAs in a filter. It should be pointed out that guard rings are
떠so substrate taps which help reducing the substrate noise and crosstalk.
Because there are no digital circuits in this prl이ect， the subsσate noise is not a
very 따lportant issue. But, considering that the OTAs may be used for any kind of large
analog si믿lal processing circuits or for a large analog filtering system designed by design
automation in the future, subsσ'ate taps will be placed at as many places as possible.
VI.3.2. Process Tolerances
Process tolerances are the most important sources causing unpredicted p따뻐leters
in the fabricated circuits. ’The range of process tolerances are usually 10% to 20%. Gen-
erally,process tolerances are caused by the misalignments of the masks, the v따iations of
the time and temperature used in diffusions and oxidations, changes of the dose of chem-
ical components, the variations of the energy for ion-implantation, and so on. Process
tolerances are very complicated physical phenomena, so, in this section, the considera-
tions will be focused only on the changes of σ따lsistor and capacitor sizes which are
caused by process tolerances.
A. Variations of Transistor Sizes. In circuit design, changes in transistor sizes
caused by fabrication tolerance are a big problem for designers, because the changes are
very hard to prl해ict. As a result, changes of σansistor sizes cause current variations in the
req뻐'ed paths, and,most important,cause mismatches between current mirrors, di節ren­
6외 p없rs， and so on. πlis not only distorts the p하fon꽤nces of야Ie designed circuits, but
may even lead the circuit to malfunction. 까IUS， to reduce process tolerances on σansistor
sizes becomes very important in layout design. U따ortunately ， currently, there are not
many efficient methods available for this purpose. One method that can partially help is
to reduce the size mismatch among σansistors.
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One method for reducing the size mismatch is to place the transistors in layout as
close to each other as possible. It stands to the reason that the differences of process v하i­
ations between two σansistors close to each other are minimum. For example, in practice,
doping distribution cannot be uniform, but its change is continuous so that the difference
between doping concentrations at two points is an inverse function of the distance
between these two points. If two σansistors are placed close enough in layout, 앙le 버ffer­
ences of the doping concentrations can be ignored. Similarly, the temperature difference
between two points is also 뻐 inverse function of the distance, so that its negative impact
can be minimum if two transistors are placed close together.
Another method for reducing the size mismatch is to align the edges of devices in
either a vertical or a horizontal direction. This can reduce the mismatch caused by mask
misalignment caused by the differences of lateral diffusion, and by differences of doping
disσibutions. Also, usually, the devices are placed with없nsistor width either vertical or
horizontal direction,but not both direction. πlep따pose is to reduce the misalignment.
Another method for reducing the mismatch among σansistors is to design one
σansistor by using multiple legs. Different from the considerations for parasitics, the leg
used here should have an unit size. For instance, if 3 pm is used as a leg, a device with 3
pm can be built with one leg and a de'꺼ce with 15 pm can be designed with 5 legs. This
피ndofaπangement can reduce mismatch because the mismatch is caused by the ratio of
the variations, not variations themselves. H we use 야le above example, 야le ratio of 야le
vanatlons is
3+AW+3+AW +3+AW +3+AW +3+AW _ 5 (3+AW)
= =5 WI.2)3+AW 3+AW
where AW is the variation caused by process tolerances. of course, in practice, the varia-
tion to each transistor is different, so the variations cannot be perfectly cancelled. But,
the ratio of the variations can be mi띠mi똥d.
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B. Changes of Capacitances. In IC processes, there are two kinds of capacitors:
gate capacitors and layer capacitors. The gate capacitor is fonned by poly-gate and chan-
nel. Because the thickness of gate oxide detennines the threshold voltage of a device, the
gate oxidation has the best quality compared to other oxidations, which results in accu-
racy in capacitance. Also, because the thickness of the gate oxidation is the thinnest one
among all oxidations, the gate capacitance per unit area is the largest one,which leads to
sm외1 area (Cgψ'e =O.88 jF’lμm 2 for MOSIS). One of the disadvantage of the gate capaci-
tor is that its capacitance depends on the applied gate voltage because the bulk resistance
under the gate oxidation is relatively high and the charge disσibution at the surface is not
uniform뻐d is dependent on bias voltage. One method to solve this problem is to use an
additional process step to generate a highly doped channel under the gate oxidation
(similar to a depletion-mode transistor). But this method depends on the fabrication pro-
cess which is out of our control. Another method used by most circuit designers is to
build aMOS σ없Isistor and connect drain and sour야 together as one terminal of the
capacitor and the gate as another. One of the problems of this configuration is that only a
grounded capacitor can be designed, because the sourc바orain terminal should be con-
nected to either VDD or Vss , i.e., to AC ground. But generally, floating capacit<아s are
needed in our designs. Another problem is that, although the bulk resistivity under the
gate oxidation is reduced, it still results in capaci없nce variation with voltage. Because
the bulk resistance is not zero, the charge distribution at the surface is not unifl야mexcept
inde찌ces operating in strong inversion. The last problem is that the addition외 area used
for 앙Ie dr허n/source diffusions reduces the advantage of sm삐I area.
The layer capacitances include any combinations of two layers. For ins없nce， any
layers to subsσate or poly1,poly2 to metal1, and metal1 to metal2. Out of alllayer capa-
citances, the capacitance built by P이y2 over poly1 is the best choice (actually, poly2 is,
generally, used for capacitance). First, this capacitance has the largest value per unit area
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among alllayer capaci뻐nces; it is approximately half of the gate capaci없nce. For exam-
pIe, it can be seen from the MOSIS process file in Appendix A.l that
Cpoψ =0.455 jF’1}Ufl2. Second, the qu외ity of the oxidation 야tween polyl and poly2 is
very good, therefore, this capaci없nce is stable. Third, this capacitance is totally indepen-
dent of bias voltage because both poly layers are conductors. Fourth, 야lis capacitance is
floating because neither p이y layers are connected to substrate which is connected to V55.
So,currently, this kind of capacitance is widely used in integrated circuits.
Because the structure of the capacitance is simple, there are only two things to go
wrong with the process tolerances: edge effects and variations in dielectric thickness.
Edge effects include the misalignments in the edges of two plates of the capacitor and the
edge field effect caused by the curved elecσic field lines (fringing) near the edge of the
capacitor. In order to reduce edge effects, a basic and easy method is to use large area so
that the tolerance caused by edge effects is relatively small. Another popular method is to
makeonepl따e (usually the top plate) smaller than the other (see Fig. 75a). Then, a small
misalignment of the top plate will not cause changes in the capacitance area. Although
this method cannot avoid the edge field effect (actually, no method can), it helps to
account for this effect easily [158].
Different from preve뻐19 edge effects, the method to reduce variations in dielec-
tric thickness requesting a small 따'ea because the dielectric thickness is a monotonic
function of size. Another method to avoid the effects of variations in dielectric thickness
is to use small unit capacitances. It is well known that, in many applications, an accurate
capacitance is not required but an accurate capaci없nce ratio. For example, in a
transconductance-C filter, the qu외ity factor is det하mined by the ratio of two capaci-
tances (see Chapter IV). So, in a떠er to 0밟in 뻐 ac따ate ratio, small unit capacitance
should be used.
Fi밍lIe 75b shows a capacitor, C2, built by one s피gle plate, with capacitance
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three times larger than that in Fig. 75a, Cl. The capacitance ratio between C2 and Cl is
not accurate. Fig. 75b also shows another capacitor, C3, built by three small capacitors,
with the same capacitance as C2. πIe capaci없nce ratio between C3 and Cl can be very
accurate. πIe reason is the same as the one used for explaining the tr없Isistor ratio of the
σansistors with several legs. But, it should be pointed out here,C3 takes more area than
c2 because of the spaces among the small capacitors.
x
(a)
C3
x
c2
x
디
J3L
I3L
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口
Fi밍Jre.75. Design considerations of typical integrated capacitors fl야 the
edge effects (떼 and capacitance ra따mate피ng φ).
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VI.3.3. Reliability
In layout design,most of the reliability issues are taken care of by the design rules
which, as introduced in Section VI.2, are included in the tools which automatically and
continuously check for the design rule violations. In the following, only a few considera-
tions which cannot be checked by the tools w피 be introduced.
A. Electromigration. In integr없ed circuits, aluminum is often used as conductor
for interconnection of components. In 뻐mi때m， the current density is limited by a
phenomenon called electromigration (EM). EM is the movement of atoms with currents
flowing and can be likened to wind erosion in sand. If significant electromigration occurs,
the conductors can become open. So, in the layout design, the metal should be wide
enough so that the required current is smaller than the allowed current or EM current. For
aluminum, the EM current is around I mA I，찌n 2 •
For EM consideration, the current of concern only flows in one direction. So, EM
occurs on most of the metal wires including the ones for power supplies, for current
sources, for current miπors， etc. ’The cuπ'ent used to check the EM requirement is the
average current instead of the real current. Because the 뎌rcuits designed here are rela-
tively small, most currents do not cause EM problem. ’The only wires to be concerned
about are power supply파les.
B. Self Heating. πIe phenomenon of self heating is very similar to electromigra-
tion, but the current flows bi강irectionally ， such as the output cuπentofOTA’ s. Self heat-
ing will cause the me없1 to warm and even to open. πIe way to avoid self heating is to
use wide metallines.
Usually, there is less wo:πy about self heating than EM, because the current used
to check the self hea파19 requirement is not the peak but the root-mean-square value of
current. For the filters designed in thesis,a minimum line width can be used.
172
c. a Particles. When an a particle hits silicon, a large current can occur if the
impact point has small capacitance. The reason is that an a particle has enough energy to
break the σys없1 bonds and generate electron-hole p떠rs. A freed 터ectron 뻐d hole can
break other bonds to generate more and more electron-hole pairs. The a p하ticle
phenomenon will not damage the circuit immediately, but will reduce the life time of the
silicon.
πle probability of a particle happening is determined by the chip area, doping
concentration, node capaci때nce， and so on. For our design, because the circuit has fewer
than500 σansistors， the chip area is relatively small so that a particle issues can be
ignored. Also, the node capacitances in the OTA are usually larger than the minimum
capacitance required to prevent a particle effect, say typically 0.07 pF.
VI.3.4. DesiJ!;nAutomation
깐lis the잉s is not concerned with design automation. But, as mentioned in the
introduction, one advantage of σansconductance-C systems is that they are good candi-
dates for design automation [161, 166]. So, in order to make the designed OTAs avai1-
able for the standard library of transconductance-C systems, the basic requirement f;야
design automation is considered.
First consideration for design automation is the shape of OTA layout. If a system
contains hundreds of OTAs, the shape is not very impo따nt. But, if they only contain
several tens of OTAs, a good shape will save빼e for the placement and save chip area.
Basic외ly， an OTA with square shape is easy to place in systems and wastes less chip area
thanother뀔nds of shapes,because,generally, the die is square.
Another consideration f;야 야sign automation is the pin arrangement. Because the
connection between OTAs is, generally, in series, the input and output pins are placed on
opposite sides. The control pins are better pIa야d on the sides other than those for the
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input and the output pins for easy routing and short connections. Power pins are usually
placed on the top or bottom of the OTA so that connections can be as short as possible.
Except for chip area consσaints ， in 뻐외og layout it should be avoided to place intercon-
nections cross circuit components for reducing the parasitic capacitances.
’The last consideration is to reduce parasitics. In design automation, OTAs are
used as cells or a black boxes, so there is no speci외 σeatment for parasitics. π1erefore ，
using short interconnections is important. If the circuit density p하mits， avoi버ng the use
of overlapped layers helps reducing the parasitics.
VIA. LAYOUT DESIGNS
In the last three sections, the fabrication process, layout graphic tools, and the
design considerations were inπoduced; in this section, the layout will be drawn and be
explained.
VI.4.1. Layout in MOSIS
깐1e OTA based on the cuπ'ent addition technique and the elliptic filter introdu야d
in Section IV.2 are drawn in the VLSI Computer-Aided Design Lab in the Department of
Electrical Engineering at Po떠and State University, by using the Magic tool for the
MOSIS process. As mentioned in Section VI. l.l, MOSIS has a scalable process. πlere­
fαre， the draw size is in a relative unit of lambda, not in the absolutely unit of pm. In a
MOSIS process, for any layers 앙Ie mi띠mum spaces or feature sizes are 2 lam벼a wide.
So, the unit lambda is conv하ted to 1.5 pm for a 3 pm fabrication, to 1.0 pm for a 2 pm
fabrication, to a 0.8 pm for a 1.6 pm fabrication,and to a 0.6 pm for a 1.2 pm fabrication.
In Magic, the layeπ are presented by rectan밍e boxes with sh때ing inside and버f­
ferent colors f1야 the box. In Fig. 76, 외1 available layers for the MOSIS process are
sho빼. With these layers, eirc띠ts c때 be dra때I by a c이or graphic debug밍ng tool, such
as Magic. In the following sections, the descriptions for뼈 layouts of the OTA and filter
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will be given.
A. MOSIS OTA. Figure 77 shows the layout for the CMOS OTA in Fig. 45. For
design automation, the shape of the OTA is designed near square (310 pm x 290 pm).
’The input pins are on the left and the output pins on the right side. πle positive power
supply VDD is at the top 잉de of the OTA, and Vss is at the bottom. 까le control pins, Is ,
V2, and -V1 are close to the bottom side and the control pins,Vc 뻐d VI , are close to the
top.
It can be obseπed from Fig. 77 that P-channel transistors are placed together so
that the number of N-wells used is minimized. ’The p따pose is to save chip area because
the space between the wells is the largest one in the design rules. In this design, only two
N-wells are used. Guard rings are placed suπ'Ounding both N-wells to prevent CMOS
latch-up. As mentioned in Section Vl.3.l.B, the guard ring also helps to keep from
crosstalk between N- and P-channel σansistors. To reduce the subsσate noise, substrate
taps are pIa야d underneath the negative power supply and near the bottom of the right
side of the OTA. Also, the subsσate taps in conjunction with the guard ring help to iso-
late the OTA from all sides except the p하t at the top. But, because two capacitors are
placed on the top side, the space from the signallines to the outside is too large for noise
coupling.
In order to reduce the mismatch caused by process toler때ces， the σansistors M1
to M6 in Fig. 45 따'e placed together. Also, the없nsistors in the current mirrors, (M7 to
M9), (M8 to MlO), (M24 to M25), and (M27 to M20, M21, M22), are put very close to
each other. ’The other adjacent σ'ansistors are (M13,Ml째，(MIS，MI6), and (MI7,MI8).
πlere are two mismatched different p떠rs， (MI, M2) and (M5, M6) and one mismatched
current so따'ce (M20/M22,M27). Because the area ratio between M27 to M20 (M22) is
two,M27 is designed in four legs and M20 (M22) is in two legs. πle purpose is to reduce
야le mismatch (a detail여 explanation was given 피 Section VI.3.2.A). For Ml to M2 (M6
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to M5),because the ratio is as large as 80/3, it is impractic외 to use 3 pm for basic unit. In
the layout,Ml (M6) is designed with four legs and M2 (M5) is in one leg.
Another pwpose for using multiple legs is to reduce the 따ffusion area for minim-
i강ng the parasitic capaci않nces. So, althou양1 the ratios for the current mirrors, (M7, M9),
(M8,MlO), and (M24,M25),are one,multiple legs are also used. In addition, ifpossible,
따없nsistors are laid out with sh없'ed diffusion 따ea for the same p따pose. For exam미e，
it can be seen 잔'om Fig. 77 that the diffusion n여es between two N-channel transistors in
the output stage, (MI3,M15) or (MI4,MI6), are shared by 야lese two transistors.
There are two capacitors for the phase compensation discussed in Section II.3.3.A
(see Fig. 25). The capacitors were made by the metalI over polyl, because at the time of
layout the poly2 layer was not ready in MOSIS. Mter poly2 became available, they were
not changed because their capacitances are small. As can be seen from the layout, the top
plate is smaller than the bottom one to reduce the edge effects. Because the capacitance
is not very large, the multiple-unit capacitor is not used for the reduction of variations in
dielectric thickness.
Figure 77 shows that most wires do not overlap each other. This has the least
parasitic capacitances, but costs chip area. Because the parasitics are more important than
area in this design, the OTA is not compact려. Another gain obtained from this arr，없Ige­
ment is that crosstalk is reduced.
For EM considerations, the metal width used for power supply lines is 8 pm. As
mentioned in Section VI.3.3, self hea파Ig andap하ticles are of little concern.
B. 깐rlrd-Order Elliptic F피ter. Figure 78 shows the microphotograph of the
ov하all MOSIS chip which includes two OTAs and two third-order elliptic filters. 까Ie
OTA located at the left side of 야Ie center uses the current addition technique; its layout
was discussed above. Another OTA, located at the right side of the center, is not used and
discussed in this dissertation. Both fiIt하s have the same structure shown in Fig. 44 and
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are built by the the same OTA with the current addition. πIe difference between two
filters is that one filter has a 20 MHz frequency response (on the top half of chip), and the
other one is for 12 MHZ (on the bottom half). Each one has seven OTAs (see Fig. 44):
counting clockwisely, the first OTA starts from the left side and the last one ends at the
right side. πIe OTAs are the same for both filters,but the circuit capacitors are different
πIe reason for such arrangement is that, as desπibed in Section IV.2.2, the filter with 20
MHZ frequency response is designed to reach the highest obtainable frequency response,
so, it is risky. If the chip does not work for 20 MHZ because the circuit capacitances are
close to the parasitics, the 12 MHz filter still has chance to work because the circuit capa-
citors for this filter are larger. There is enough area and pins to permit this aπangement
As mentioned earlier, the best way to connect the OTAs in a filter is in series.
Because the chip die is nearly square, the seven OTAs cannot be placed on one line in the
horizontal direction. Therefore, they are placed as shown in Fig. 78.
On the top level hierarchy, there are only OTAs as building blocks, interconnec-
lions, capacitors, and output buffers. The four-σansistor output buffers are pIa야d on the
right side of the chip and close to the output OTA. The p따pose of this is to shorten the
connections from the OTAs to the buffers and from the buffers to the pins as much as
possible. Generally, there is some work for arranging the routing between the OTAs due
to their fixed positions. But much effort is needed for aπ'anging the rou파Ig of the signals
of circuits to the pins, since the connections between pins and signals are not unique.
πIe circuit capacitors of the filters are built by poly2 over poly1 to save area and
to reduce the variations in dielecσic thickness. ’The poly2 plate dimensions at least are 3
pm less than those ofpolyl plate on each side to reduce edge effects. ’The quality factors
Qoi determined by ratios of capacitors are not very large. Thus, no division into unit
capacitors was used to save area. Note that the reason for the many empty spaces left in
the layout is that poly2 was not available at the beginning of this layout design; so, the
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capacitors were built by metall over poly. After p이y2 was ready, the capacitors are re-
laid out,but the area was not compacted because of the amount of work.
Although the circuit capacitors in Fig. 44 are the floating, grounded capacitors
were used for 외I capacitors except C2,because in a capacitor built in poly2 over polyl,
there is a p따asitic capacitor between polyl and subsσ'ate. In practice, the best way to
avoid this parasitic capacitor is to connect polyl to subsσate ， which shorts the parasitic
capacitor, but also results in a grounded capacitor. For the capacitor C2, the floating
capacitor must be used, so that a parasitic capacitor cannot be avoided. It can be seen
from Fig. 44 that this parasitic capacitance will not affect the capacitance of C2, but that
of C1 if polyl of C2 is connected to C1, or the capacitance of C3 otherwise. So, in the
layout design, this parasitic capaci없nce should be subσacted from C1 or C3 as deter-
mined by connections. In this layout, C1 is predistorted to account for the parasitic capa-
citance of C2.
It can be seen from Figs. 44 and 45 that there are 11 pins for the OTA and 12 pins
for the fiher (one more for the bias voltage of the output buffers). Note that, the pin for
ve , which is used for adjusting the phase (see Fig. 25b), is not shown in Fig. 45. 깐lere
are 7 pins for the OTA which is not used in this thesis, so a total of 42 pins for the com-
plete chip. In MOSIS, either 40 or 64 pins are available. In order to reduce the cost, 야le
4O-pin package is used with sever외 sh없빼 야ns. In the layout design, the pin -v1 are
shared by the both filters, 없1d the pin V.u is shared by the unused and used OTAs. The
pin assignments are Jist빼A엠뼈Jdix B. l.
In CMOS technology, the pins connected to the gates of σansistors should be pro-
tected to prevent accidental destruction of the gate oxide caused by electrostatic
discharge (ESD). A typical pin ESD protection circuit is shown in Fig. 79a, which con-
tains two reverse-biased diodes and a resistor. If a large voltage is applied to a pin,one of
the diodes will break down depending on the p이따ity of the applied voltage. If the resis-
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tance of resistor is large enough, the breakdown current is limited, therefore, the diode is
not destroyed. The cross section of the layout for the protection circuit in Fig. 79a is
shown in Fig. 79b.
Vertical pnp
Pad
(a)
To
gates
From
padO
..,..,., T I T I T ~ gates
l쐐앓;!띈 lE윌 팩J
p+ substrate
(b)
Figure.79. The equiv뻐.ent CMOS ESD pin protection circuit built by P+
and N+ diffusions (a) and the cross-section of the layout (b).
In the MOSIS process, the pin ESD protection is provided automatically so, there
is no need to do anything in the layout.
VI.4.2. Layout in DABIC
πle OTA based on the cuπ'ent subtraction technique discussed in Section ll.3 and
the sixth-o띠er Bessel filter introduced in Section IV.3 were laid out by Allegro
~crosystenns ， Inc. πle layout tools used are connpany-prop꾀하ary and the notations for
layers are not clear. But,we believe all design considerations nnentioned before are 없ken
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care of in the layout design. In this section,only a brief discussions will be given below.
A. DABIC OTA. Figure 80 shows the layout for the CMOS OTA in Fig. 81. πIe
reason the OTA circuit is redrawn here is that it has a small change: the bias voltage for
the common-mode feedback circuit, VB , in Fig. 19 is generated by a resistor and a
transistor. From Fig. 81, it can be seen that, because cascode circuits are not used for the
ouφut stage (the transistors in DABIC have very I따ge ouφut impedance as shown in
Fig.69), 야Ie bias voltages to the ouφut stages, ±V 1 in Fig. 45, are not used. Also, the
phase compensation circuits are not used in this OTA’ ,. and neither is the control voltage
Vc used in the MOSIS chip. So, there are only 7 pins used in this OTA.
Figure 80 shows that the unit leg used in this design is 50 pm long. So, the
transistors in the bias generation circuits at the bottom of the layout have multiple legs;
the transistor with the largest width has 8 legs. It is a little surprising that the input
빼nsistors for the misma띠led diff하entiat p따rs 없 not drawn in multiple legs because
the width ratios of these σansistors is only 4. All input transistors are laid out in one leg,
shown in the middle of the layout. All P-channel transistors are placed on the top of the
layout and the common-mode feedback circuit is on the right-top comer.
We were told this process is a double-well process, but only the P-well is visible
in the layout. The reason may be that the N-well can be generated by using the P-well
bound뼈es. ’뼈ere are a total of four wells.만Ie resistor u용d for the bias circuit is on the
right-top of the layout with an active diffusion 따ea used underneath the resistor. It can be
obseπ·ed 화ηm Fig. 80 that the widths of the metal lines for power supplies are wide
enough :fi야 preventing EM problems.
B. Sixth-Order Bessel Filt하. Figure 82 shows 야Ie microphotograph of the overall
chip from Allegro Microsystems, Inc., which contains a total of six circuits; three cir-
cuits, an OTA, a second-order biquad (see Fig. 38), and a sixth-order Bessel filter (see
Fig. 49) are built by the curπnt subtraction technique and are shown at the top half of the
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chip. Another three circuits, also 뻐 OTA, a biquad, and a sixth-order filter, are built by
the current addition technique and are seen at the bottom half. Twelve OTAs in the
sixth-order filter are placed in a sσ'aight line in the middle of the chip and the second-
order biquad and the OTA are placed into the comer.
As mentioned in Section IVA, the capacitors used in DABIC are built from
several small capacitors with the unit capacitance of 0.25 pF. Also, all capacitors for the
biquad are grounded. In the layou~ many unit capacitors are placed between the OTAs. If
a 0.75 pF-eapaci없nce is needed, 야1I'ee unit capacitors are connected together in parallel.
If 4pF is needed, 16 units are connected. πtis is easy for the layou~ but costs chip area.
Fortunately, all circuits together have only 800 transistors, so that the area is small.
Because there are a total of 12 OTAs in the sixth-order filter, the current is rela-
tively large. Thus, the metallines with very wide widths are used for power supplies.
As mentioned above, there are seven pins for the OTA. For the sixth-order filter,
there are also seven pins. For the second-order biquad, there are nine pins because it has
both lowpass and 뼈ndpass output. For the three circuits with the current subtraction
technique, all ground connections sh없'e one pin, and for the cuπ'ent addition, all ground
nodes share one pin 외so. So, there are a total of 42 pins. With a 68 pin package, it is easy
to make the pin arrangement; it is listed in Appendix B.2.
’The pin ESD protection circuit of뼈s chip is shown in Fig. 83 and its layout is
show in Fig. 84. Fig. 83 is very siD퍼ar to Fig. 79. Note that the pin ESD protection cir-
cuits are only used for the signal pins,not for power supplies because they are never con-
nected to the gate ofσ없Isistors.
VI.4.3. Layout in QED
깐Ie GaAs OTA shown in Fig. 59 was laid out by ’TriQuint Semiconductor, Inc.,
neither the inductor discussed in Section V.2 nor the third-아der elliptic filter mentioned
VPOS
IN
187
E50 02
EPI-5UB
VNEG
Fi밍lIe.83‘ ESD pin protection circuit used in DABIC chip fabricated by
Allegro Microsystems, Inc.
Figure.84. Layout of ESD pin protection circuit shown in탤.83.
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in Section V.3 were fabricated because there wa~ no chip area available. As mentioned in
Section VI.l.3, fabrication in the QED process was free of charge. πle QED process is a
multi-prl이ect chip, so our 마'Cuit was placed only where a free space was available.
Because the required chip area for the :filter is relatively large, the chance to have a free
space has not materialized yet.
Figure 85 shows the layout of the GaAs OTA. Since only N-ehannel πansistors
exist in this GaAs process, there is no latch-up problem. Transistors with multiple legs
are not used because the sizes of all σ없lsistors in the OTA are relatively small (the max-
imum size is 40 pm). Also,because the chip area for the OTA is relatively large, the dev-
ices and interconnections are placed so far ap없t that parasitics are very small and the
chances for crosstalk are minimum. πle semi-insula파19 substrate reduces parasitic wir-
mg capacitance.
It can be seen from Fig. 85 that the resistors used for the source degeneration in
the GaAs OTA in Fig. 59, R1 and R2, are built by N-diffusions which is located in the
middle of the layout (the σansparent area). The capacitors used for the compensation of
the excess phase shift,eland c2, are near the resistors. ’The capacitors for AC compen-
sation, C3 and C4, are placed near the center; they are relatively I윈ge and seem to be
built by metal over metal (MIM). πIe area used for either resistance or capacitance
seems relatively small.
In the layout,power supply lines with the very wide widths are used for reducing
the bonding inductances,not for electromigration because the current for the OTA is very
sm외1. Also, multiple pins are u않d for power supplies for the same p따pose. πle multiple
pins are used for the oU'φuts 떠so because the current is relatively I따'ge， compared to the
otherpins.
It can be seen from Fig. 59 that there are a total of9 pins for this OTA. But, in the
layout, the bias generation circuit, which includes q23 and d24 to d33 in Fig. 59, was not
'I뿔짧
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Figure.85. Layout of the GaAs OTA shown in Fig. 59.
used. So, there are a total of 11 pins in the layout. πIe package has a total of 44 pins so
several signals share multiple pins. ’The pin assignments are listed in Appendix B.3.
π1e microphotograph of the GaAs OTA is shown in Fig. 86.
VI.5. POST-LAYOUT PERFORMANCE VERIFICAnONS
After a layout is ready, the final step needed before fabrication is post-layout per-
fonnance verification (PV) which includes the exσaction of the par잃itics and the simu1a-
tion of the c뇨'cuits with the layout parasitics in SPICE.패s step also heψs to check the
CJICUlt Interconnectlons.
Because there is no layout infonnation available for either DABIC or QED lay-
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Fi힘Ire. 86. Miσophotograph of the GaAs OTA fabricated by TriQuint
Semiconductor, Inc.
outs, no post-layout PV could be done at PSU. For the MOSIS, the layput was exσacted
from Magic to generate both the ota.ext and the filter.ext files. Then the ota.sim 뻐d
filter.sim files are generated by using the comment l ext2sim". Finally, the SPICE files
ota.spice and filter.spice files are generated by 녕m2spice".
Unfortunately, when these programs are used to generate SPICE files, the pre•
grams cannot generate the capacitances properly, so the filter cannot be simulated. For
the OTA, there is no problem because the capacitances are only used for phase c~mpen­
sation. πle simulation results in Fig. 87 show that both the line없ity and the linear input
range of the OTA with current are very close to the simulation results in Fig. 47.
만le results in Fig. 87 외so show that the element connections of the OTA are
correct, because they are close to those shown in Fig. 46. For the filter, the interconnec-
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tions on the top level 하e easy to check manually. Because the capaci따nces are not av없1­
able for simulations, the measured results will be used to check against the simulation
results. In the next chapter,measurement and expeτimental res띠ts are present벼.
SPICE DECK created from ota.sim, tech=cmos
/
/
/
/ / 、
- /
/
/
0
1m
-1m
500u
-500u
dif (id)
id
-10 -5 0 5 10
Figure.87. SPICE simulation results based on the OTA eire띠t (Fig. 45)
exσacted from the layout shown in Fig. 77.
α퍼PTER vn
EXPERIMENTAL RESULTS
With the layouts discussed in the last chapter, the circuits can be fabricated for
measurements. All chips are measured in the Analog IC Test Lab in the Dep따tment of
Elecσica! Engineering at Portland State University. In this chapter, the discussion of pro-
cedures for the measurement and the experimental results will be presented.
vn.l. CHIP FROM MOSIS
The overall chip from MOSIS includes two OTAs 없ld two filters as discussed in
Section VI.4.1. Only the OTA with the current addition method will be measured here!
πle filter with 20 MHZ frequency response has been measured and works well, so the
filter with 12 MHZ is not measured. In the following,a detailed discussion will be given.
Vll.1.1. CMOS OTA with Cuπ'ent Addition
For an OTA, the most interes파19 perfonnance is line따ity， and next is frequency
response. πle linearity was measured at DC, so, it was easily obtained. The frequency
response was measured at AC high frequencies and is very difficult to achieve. As dis-
cussed earlier, if the frequency response of an OTA is measured without an output buffer,
the pin capal뎌tance ， in conjunction with the ouφut resistance of the OTA or load resi웅
tance,will become the dominant pole because,usually,pin capaci뻐nee can be as large as
a few pico-farads. on the other hand, if an ouφut buffer is used, the properties of the
OTA cannot be measured because 야le interesting output par없1하，er of an OTA is current,
rather than voltage. For example, with an output buffer, the AC output impedance of an
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OTA cannot be measured. Also, the parameter gm of a voltage-controlled c따rent so따'ce
cannot be obtained. To date, there is still no reliable and direct method to test the AC per-
formance of an OTA; rather one tests a filter for proving the performance of the OTA
indirectly.
For testing the DC performance of the OTA, a power supply, a function genera-
tor, and a Tekσ'onix’s oscilloscope, were used. Fig. 88 shows the DC setup from which it
can be seen that the outputs of the function generator are connected to the inputs of the
OTA directly and the outputs of the OTA are sent to the inputs of the oscilloscope
directly also. The value of the load resistor chosen is 1 ill. Under this environment, the
DC뼈lsfer따ve of the OTA ob빼ed is shown in Fig. 89.
SV -3V -sv
-- --
-=- -=-
Fi밑Ire.88. Experimental Setup f4야 the DC Measurements.
It can be 앓en from Fig. 89 that this OTA has go<피 파Ie없ity over a differential
input range as large as 土:6 V with 土5 V power supplies. Due to the lack of the necessary
equipments, the slope of σ'ansfer curves, therefore, the πansconductance cannot be
obtained. But, it can 뾰 obseπed that there are ripples in the DC σansfer curve, which
correspond to the peaks in the σansconduc않nce in Fig. 21a.
It is also seen from Fig. 89 that the σansconductance of this OTA is near 150 )IS
which is slight higher than that shown in Fig. 47 (gm =140따). ’The reason may be that
due to process toler，없Ices the sizes of the transistors are slightly larger than the required
size. πlUS， gm is a little larger and the input linear range is a little bit smaller than
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Fi밍lI'e. 89. Expe찌mental results for the DC σ없lsfer CU1Ve of the MOSIS
OTA with current addition.
designed.
’Theouφutv이없ge Vo찌 in Fig. 89 does not become flat for lVo따I> 6 V is because
the differen뼈-p떠r (M3, M4) is still on and provides cuπent when the mismatched 버f­
ferentia!뼈rs (M l , M2) and (M5, M6) are turned 외r않dyoff.
Unfortunately, the acceptable linear tuning range of this OTA is only a factor of
1.3 which is relatively small and is caused by the transconductance of the σansistors
being relatively large. It can be seen from Fig. 20 that for a I따ge gm the peaks of gm 1 and
gm2 are high. But, in order to avoid the nonlinear range of gm 1 (gm2) from over’'lapping
야Ie linear range of gm2 (gm1), gm 1 (gm2) should be as naπ'ow as possible. Then, the non-
line뼈ty in the cent하 area (near the 0:더gin) is hard to recovered. 까lerefore ， 야Ie 파Ie따
tuning range is reduced.
Due to the differential outputs used, the DC offset is almost zero, as shown in Fig.
89. ’The DC current of this OTA is near 6 mA, which results in a total power dissipation
of nearly 60 mW. πIe power dissipation is so high because the OTA has three differen-
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d외 p없rs instead of one as used in the most OTAs.
VII.l .2. CMOS Elliptic Filter
For the filter measurement, the most interesting para뾰ter is the frequency
response. Because the expect잉 cutoff frequency of the designed filter is 20 MHz, the
measured frequency range should be 100 MHZ so that the notch and the stopband
attenuation can be observed. 만tis results in very difficult measurements. The difficulties
in high-뾰quency measurements are the parasitics which associate with the pads, inter-
connection wires, and the leads of the components. For ex없nple， the leads of a resistor
contain parasitic capacitance and parasitic inductance. So, when connecting all elements
together, the interconnection wires, as wen as the leads of the components, should be as
short as possible.
’The equipment used for this measurement are power supplies, the
impedance/gain-phase analyzer HP4194A and the spectrum analyzer. πle input signal is
generated by the function generator which is contained in the HP4194A so that the refer-
ences for phase and magnitude are easy to set up. πle input signal is single-ended so that
an off-chip transformer is used to generate differential inputs. The bandwidth of the
σ없lsformer its리f is 300 MHz. For the output side, because an on-chip뼈ffer is used, an
off-chip buffer is not necess따y. ’The input to the phase and magnitude an려yzer is
single-ended, so뻐other transfonner is needed to generate a single-ended signal from the
fully 버fferential output. Because the σ'an인stor sizes in the output buffer are 300 pm, the
ouφut resistance is several hundred ohms. ’The input and output load resistors are two
100 0 resistors in p없aIlel so that they are mat야led to the 50 0 cables which are used for
the input and output connections. The experimental setup is shown in Fig. 90. Note that
the bias curπnt Is is generated by a variable resistor which is used to replace Is and is not
shown in Fig. 90.
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Figure.90. Experimental setup for the measurement of the high-frequency
filter.
In order to reduce the noise from the power supplies, bypass capacitors are used
for 외I the supplies and bias generators.
With the power supplies at 土5 V and the bias voltages ,as discussed in Section
IV.2, the filter in Fig. 44 is measured and the experimental ’results for the frequency
response are shown in Fig. 91. It can be seen that, with a careful setup, the frequency
response따ve is smooth in the frequency r때ge: 1 MHZ to 80 MHz. It c뻐 be seen from
Fig. 91 that this filter works very well; the cutoff frequency is near 20 MHZ which is
close to the design goal, the σansmission zero is at 38 MHZ with a notch depth greater
than 60 dB, The stopband attenuation is 20 dB. It can be seen from Fig. 91 that the
signal-to-noise ratio of this filter is near 70 dB. πIe noise output is ob뻐ined by connect-
ing the input of the filter to ground. It should be pointed out that the low-frequency g따n
of this filter in Fig. 91 is near -50 dB because a 40 dB attenuator is used in the input.
Some additionalloss is· caused by the σansformers.
Besides the frequency response, the 파Ie따ity of the filter, which affects the total
harmonic distortion, is checked and the spectrum results are shown In Fig. 92. ’The fre-
197
Figure.91. Experimental results for the frequency response of the third-
order elliptic filter.
quency of the input signal is 3 MHZ. Fig. 92a shows the input 해ectruID which indicates
that the function generator is not perfect and contains distortions itself. Fig. 92b shows
the output spectrum which indicates that distortion is added to the signal in the 젊‘킹r.By
counting out the input spectrum from the ouφut ， the to때1 harmonic distortion 따ill)
caused by the filter can be calculated as a function of the input voltage. Changing the
input voltage and c외C띠ating the corresponding TIID, the cuπefor ’fHD vs the 피fferen­
tial input voltage is shown in Fig. 93‘ It can be seen that for 2 V peak-ta-peak input vol-
tage ’TIID is a respectable 1.05%.
Generally, the harmonic distortion of the low-order terms is larger than that of the
high-order terms. It can be obse:πed from Fig. 92, however, that the second harmonic .at
the output of the filter is less than the third h하monic. The reason is that, as mentioned
earlier, in a fully-balanced structure the even-order harmonics, ideally, cancel each other,
but not the odd-order terms.
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and Output (b).
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Figure. 93. Total harmonic distortion vs the differential input peak-따
peak voltage.
Differential Input Voltage
As mentioned in the OTA measurement in Section VII.I.I , the linear tuning range
of this OTA is not large, but only 30%. Also, it is discussed in connection with the phase
tuning in Section II.3 that tuning also changes the phase. So, when the cutoff frequencies
of the filter are changed by varying the bias current, the phase of the filter also changes.
πlis situation can be seen easily during measurement from changing notch depths. For-
tunately, the notch depth can be adjusted by phase tuning which was briefly discussed in
Section 11.3. In Fig. 94, the frequency responses with tuning are shown near the notch:
both ωπes have a -45 dB notch depth. ’The frequency change at the positions of the
notches is near 4 MHz. A I따ger tuning r때ge can be reached with careful phase a폐ust-
In Table IV, the experimental results of the filter are summ하ized.
ment.
Fi~.94. Experimental πsuits for the frequency responses of the third-
order터liptic filter with tuning.
TABLEIV
TYPICAL PERFORMANCE CHARACTERISTICS OFπmCMOS
ELLIPTIC FIL'’TER
Chip area 6.5mm2
Power supply 土5V
Power dissipation -500mW
Passband edge frequency -20MHz
Stopband rejection (f ~ 35 MHz) >20 dB
Notch position 38 MHz
Differential input swing at 0.5% πill 1.2 Vp-p
:pynamic range (signal/noise) 70 dB
Supply rejection at 3 MHZ 42 dB
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VII.2.αlIP FROM ALLEGRO MICROSYSTEMS,INC.
The overall chip fabricated by Allegro Microsystems, Inc., includes two OTAs,
two second-order biquads, and two sixth-order Bessel filters. But, only the OTA and the
sixth-order Bessel filter designed with the current subσ'action method w피 be meas따'ed
because the OTA and the filter fabricated via MOSIS has 외ready proven the design with
current addition tech띠que. Also, if the sixth-order filter works well, it is not necessary to
check the second-order biquad. This means the biquad is fabr’cated only as a debug
block; it will be usefi비 if the sixth-order filter does not work. As mentioned 없rlier， the
extra circuits were built because there was free silicon area.
Vll.2.l. CMOS OTA with Current Subtraction
As mentioned in Section Vll.1.1 ,a most important parameter of an OTA is linear-
ity, and the frequency response of an OTA is very hard to obtain. So, for this OTA, only
line압ity will be checked. The equipment as well as the setup are the same as used for the
MOSIS01‘'A. πIe power supplies used in this OTA is 土2.5 V (see Section N.3),and the
load resistance chosen is 1와1.
Fig. 95 shows the experimental result for the DC σansfer curve of the 01‘:A with
the current subtraction tech띠que. πIe x-없is is the differential input voltage and the Y-
axis is the single-ended ouφut current. So, the σansconductance of the OTA dioutldVjn is
near 80 pS which is close to the simulation result, 70 pS. It can be seen from Fig. 95 that
the linearity of this OTA is very good from -2 V to +2 V and is acceptable from -2.5 V to
2.5 V. This is consistent with the PI빼ictions made earlier that this OTA has a very good
linearity over a relatively small range, and the 파le없ity tends to become worse very
quickly out of that range (see Fig. 23). Note that the differential 파lear input range for the
OTA with cUlTent addition method has 土6Vovera 土5 V power supplies.
In order to further investigate the line따ity， the total harmonic distortion (THD) of
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Figure.95. Experimental results for the DC σansfer curve of the OTA
with current subtraction.
this OTA is also checked by using a spectrum analyzer (same as done for the filter dis-
cussed in Section VII.1.2). πIe c따veof ’TIID vs. the differential input voltage is shown
in Fig. 96. It can be obseπed that ’rHD is less than 1% for the input voltage
Vp _p < 1.3 V.
From Fig. 95, it can be seen that there is a small DC offset which is near 25 mV
for a 1와11000. πIe offset exists because the output meas따'ed is single-ended, not fi띠ly­
b외anced ， so the common-mode offset is not cancelled. In the application circuit, the
fully쉰ifferen섭외 outputs w피1 be taken, and the offset will be substantially cancell려.
VII.2.2. CMOS Bessel Filter
For the chip from Allegro Microsystems, Inc., the test fixture was provided by the
company; it is good for reduction of high-frequency effects caused by parasitics. For the
measurement of the AC frequency response, the eq띠pment used for testing this filter is
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Fi밍Ire. 96. Total hannonic distortion vs the differential input peak-to-
peak voltage for the OTA with current subπ'action.
τOifferential input peak-to-peak voltage
the same as that used for the MOSIS filter. Because the opera따Ig frequency range of this
filter is in the megahertz frequency, the special treatment for high frequencies, discussed
in Section VII. 1.2,must be considered here also.
πIe experimental setup for the meaSlIrement of this filter is the same as that
shown in Fig. 90;파s means σansformers are used at the input and output terminals to
convert the single-ended signal to differential form, or vice versa. Also, bypass capaci-
tors are used for reducing the noise from all power 파les including bias v이tage sources,
and a variable resistor is used to replace the cuπ'ent 잉따'ce/s•
Unfortunately, the layout designer in Allegro Miσ'osystems ， Inc., made a small,
but severe mistake in the layout; 만Ie P-channel 없nsistors ， instead of the N-channel
σansistors ， were drawn for M4 and M5 in the output buffer shown in Fig. 50. So, P-
channel active common-source amplifiers 없'e built, instead of source followers. It is well
known that the properties of the common-source and common-drain stages are totally
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different. For ex따nple， the former has a large while the latter has a small output
impedance. The former 없nplifies the input voltage but the latter does not. ’The former has
a 180 degrees phase shift from the input to the output but the latter has a zero phase shift.
깐lis mistake was not found during the post-layout performance verification done
in Allegro Microsystems, Inc., but was found during measurement. Allegro Microsys-
tems, Inc., could not fabricate another chip, because the DABIC IT process was replaced
by a new process. πlis forced us to measure this defective chip.
Fortunately, the large output impedance of the common-source stage does not
matter because this s않.ge follows a common-collector stage which is formed by one
open-emitter NPN σansistor (see Fig. 50). ’The gain of common-source stage must be
reduced to near unity, otherwise, DC bias in the ouφut stage will be desσoyed. The way
to conσ01 the gain is to reduce the gate-to-source voltage Vgs by setting the positive
power supply to near 1 V because the gate voltage (the output voltage of the filter) is near
oV. Also, the value of the load resistor should be small to reduce the g려n. For the phase
shift, the gain of the output stage is controlled to be close to unity because a small gain
produces a large bandwidth, since the product of gain and bandwidth is approximately
constant. ’Then, if the frequency range of interest is much smaller than the bandwidth, the
phase of the output voltage is relatively near constant, 180 degrees.
’The method to control the gain of the output stage is to use a low voltage for VDD
and a small resistance for RL' The problem caused by the small VDD is that the OTA
operates under a low power supply. Fortunately, as mentioned before, one advantage of
this OTA is that it can work for the low power supplies because 삼tree 벼fferential p없rs
are connected in parallel. But, the linear input range of the OTA, obviously, is reduced
due to the lower power supplies, the σansconductance of the OTA is reduced due to the
d양'ease of Vgs of the πansistors in the current s빠'ces and Vtis of all transistors, and the
linearity of the OTA may become worse due to the reduction of Vtis. Also, tuning may be
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destroyed because the output voltage changes a little during tuning. But for even a very
small change in the output voltage, the gain of the output stage will change a lot and the
earlier condition for making the circuit work may be broken.
깐Ie above analysis shows that, by using a low voltage for VDD, the output stage
does work, but the OTAs have many problems. Fortunately, the reduced input range is
not a problem for testing because an input signal with small amplitude can be used. The
sm외1 transconductance causes a reduction in the bandwidth, but some results can be
obtained. ’The linearity of the OTA, dose not change much because drain-to-source vol-
tage is only a second-order effect. Either tuning will be abandoned or the measurements
will be affected by distortion.
Note that both the second-order bi맨ad and the sixth-order filter have the same
output buffers, so the biquad cannot overcome this limitation.
By using a 1 V power supply, an 8 n load resistor, and a input sign외 of several
tens of millivolts, the sixth-order filter was made to work. πIe experimental results in
Fig.97 show that the low-frequency gain of this filter is near unity, which means the gain
of the output stage is near unity as expected. Note that for this filter measurement, the
attenuator is not used for the input because the input signal has a small amplitude.
It can be seen from Fig. 97 that the cutoff frequency of this filter is near 3 MHZ
which is 1 MHZ less than the expected goal and is believed to be caused by the smaller
transconductance. The signal-to-noise ratio is more than 70 dB which is large enough.
For a Bessel filter, the most interesting par없neter is the linear phase, so the phase
of this filter is measured. The result in Fig. 98 shows that the phase at low-frequencies is
180 degrees, instead of zero degrees, because the output buffer is a common-source
stage. πIe phase has good line따ity until near 10 MHZ which is close to the simulation
results in Fig. 51. Fig. 98 외so shows that the delay of the filter is near 111 ns which is
higher than the expected goal, 85 ns. πIe reason for this is that the transfonnεr used in
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Figure.97. Experimental results of the AC없nsfer function and noise per-
fonnance for the sixth-order Bessel filter.
Fig. 90 has a linear phase shift (see Fig. 99) which res띠ts in a constant delay 16.7 ns‘
Conside파19 there are two transfonners used for the input and ouφut， the delay caused by
the filter itself s암앉lId be (111 - 16.7 x 2) =77.6 ns which is close to힘e expected value.
πIe power consumption of this filter is approximately 30 mW which is much
lower than that of the MOSIS filter. πIe reason for this is that the power supply for this
filter is low.
This filter works acceptably well in spite of the layout error. πIe last parameter to
be checked is tuning which we prl잉icted will not work well. The experimental results for
tuning are shown in Fig. 100. It can be seen that, during the tuning, not only the cutoff
frequency changes, but also the low-frequency g없n of the filter. 깐lis is caused by the
gain of the output stage changing with tuning. So, in practice, tuning does not work for
this filter. But, with understanding the e:π'ors in the output buffer, the results in Fig. 100
show that tuning the OTAs works well in principle.
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Figure.98. Experimental results of the phase as function of frequency for
the sixth-order Bessel til따.
Fi웬Ire. 99. Ph잃e of the transformer as function of frequency.
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Figure. 100. Experimental results for the frequency responses of the
Bessel filter with tuning.
Vll.3. GaAs OTA FROM ’TRIQUINT SEMIC아DUCI’oκ INC.
πIe chip from ’I‘'n킹uint Semiconductors, Inc., contains only one GaAs OTA,
because the area we received is too small to include 외I circuits of interest. The chip area
is 60 x 60 mU2•
As usu외， 야Ie most interes파Ig parameter of an OTA is line따ity. ’The equipment
used for DC measurements is the same as that used before. πIe measurement conditions
are: +10 V and +5 V for the two positive power supplies, -5 V for the negative power
supply, and a 10μ1 resistor for the load (see Fig. 59). A large load resistor was used here
because the magnitude of the iriput signal can only go to 0.5 V and more g없n， gmRL' is
needed to obtain repeatable measurements.
With the above setup, the DC πansfer curve for single-ended input and single-
ended output is shown in Fig. 101. It can be seen that the linearity of this OTA is good
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over -0.4 V to 0.4 V, which is consistent with the SPICE simulation res띠ts in Fig. 56
where the input is differential. Note that the differential input range is double the single-
ended input range. When the input signal is 0.2 volt, the output voltage is n없r 0.4 V.
Considering the load resistor is 10 W , the transconductance of the OTA can be calcu-
lated as approximately 200 pS,which is less than the design goal of 267 pS (see Fig. 56).
만lis is ca뼈d by two possibilities: pπ)Cess tol없nces 뻐d low bias current Is.
〉쥔~〉
m--
。
0.2 V/div
Figure. 101. Ex야rime때1 results for the DC 없nsfer curve of the GaAs
OTA.
’The DC characteristics of the GaAs OTA are acceptable.
Because there is no GaAs filter in this chip, all other parameters on this OTA
should be measured on the OTA its빠~ Forex뼈lple， the output imp잉없lce and the cutoff
frequency response, which are both AC P하ameters. As mentioned in Section vn.1.2, to
measure the AC perfonnances at more than sever，외 tens of megahertz is very hard, even
more so, as this OTA operates in the gigahertz frequency range. So, for the small-signal
. output impedance,only the low-frequency response will be meas따'ed.
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’The technique used to measure the low-frequency output impedance measures the
output voltages for two different load resistors at low frequency. For example, Vo1 is the
output voltage corresponding to the load resistor RL1' and Vo2 for RL2 (see Fig. 102).
Then, the output resistor Ro can be calculated by the following equation:
Ra - RL1 K -R22
-
u l-K (VIT.l)
with
껴‘
-’
l
센
-빠“이-찌
v
-v--K
++ 。
V12
。
ro 응RL Vo
Figure. 102. Small-signal model of an OTA with the load πsistor RL.
Table V shows the meas따edres띠ts at 1 MHZ forc외C띠a파19 the output im야없nce.
TABLEV
TIlE EXPERIMENTAL DATA FOR TIlE OUTPUT VOLTAGES TO
TIlE WAD RESISTANCES
RL Vii‘ V。 Av
10압l 0.2V 0.38 V 1.9
1 압l 0.2V 0.04 V 0.2
From Table V, the low-frequency output impedance can be calculated as 170 압1. πtis
value is a little bit larger than the SPICE simulation result, 160압1. ’The reason for this is
that, when the bias current is sm때， the σansconductance will be smaller and the ouφut
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impedance will be larger.
For testing the frequency response, we received an engineering test fixture, spe-
ci외ly for our package, from TriQuint Semiconductor, Inc. But, unfortunately, the avail-
able gain-phase analyzer,HP4194A,only can reach 100 MHz, and the oscilloscope,Tek-
tronix 2247A, also can only reach 100 MHz. Without high-frequency equipment, the
measurement is limited to 100 MHz.
Because an on-ehip buffer cannot be used in an OTA, the measurement, as dis-
cussed earlier, is very difficult. Because of the large pin capaci없nce， a small resistance
should be used to πduce the RC time constant of the load. But, for the high output
impedance of the OTA, a large resistance is needed for matching; If not matched, the
very large capacitance of a 50 n cable (usually, more than 100 pF) willload the OTA.
So,in this test, the experimental setup in Fig. 90 is not used.
Fortunately, the pin capacitance with the test fixture from TriQuint Semiconduc-
tor, Inc., is near 1 - 2 pF. If a 1 ill load resistor is used, the frequency of the parasitic
pole caused by the pin capacitance and the load resistance is still over 100 MHz. So, a 1
μ110ad resistor is used. For the interconnection, a Xl00 Tektronix high-frequency probe
with 10 M.O resistance and 0.7 pF capacitance is used. of course, the probe is connected
to the high-impedance connector on the HP4194A. Both the input and the output are
single-ended and the bypass capacitors are used for the power supplies.
Figure 103 shows the experimental result measured from the above setup. Con-
sidering the xl00 probe used, the gain of the OTA with a 1압110ad is -12.5 dB which
indicates that the transconductance of this OTA is 243 pS, close to the expected v외ue.
’The gain is almost flat from 0.1 MHz to 100 MHz with a only 0.5 dB drop which is
believed to be caused by the the pole generated by the pin capacitance and the load resis-
tor. So,Fig. 103 shows this OTA has a bandwidth more than 100빠iz.
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Figure. 103. Experime때I results fl야 the frequency response of the GaAs
OTA.
Because the cutoff frequency cannot be ob따ined， the tuning capability cannot be
found in an AC measurement. So, a DC measurement is done by checking the output vo1-
tage. When the digi없Iconσ'01 voltage Vc in Fig. 59 is connected to ground and the ana-
log control voltage changes from -2 V to 0 V, the output voltage changes by a factor 1.3.
When Va is set to be 0 V and Vc changes from -5 V to 0 V, the output voltage changes by
a factor 1.4. So, the tuning 1∞b fine. But, it should be pointed out here that the tuning
measured is not continuous and may be out of the linear input range. Therefore, only a
general pict따'e about the tuning is given and a true test of tuning should be obtained from
AC measurements.
πIe power dissipation of this OTA is around 15 mW.
vn.4. CONCLUSIONS
In this chapter, the CMOS OTAs b띠It by the current addition 뻐d 야Ie cuπ'ent sub-
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σaction techniques were measured and the experimental results show that they work fine.
πlis proves the designs are correct and the parasitics are controlled in an acceptable
range. The corresponding filters were measured; one works very well and the other one
works 외so， but with some special σ'eatment for overcoming the layout eπ'Ors. Fin외ly， the
GaAs OTA was tested with much effort for AC measurements. It 외so works reasonably
well. So,외I designs des떠bed from Chapter IT to Chapter V have been verified by exper-
imental results.
따IAPTERvm
CONCLUSIONS
In this thesis, the design strategies for high-frequency OTA-based analog signal
processing (ASP) systems have been presented. A number of filters, as examples of typi-
C외 ASP systems, have been designed and ev외uated to show these strategies. πIe advan-
tages of these systems, such as easy design with simple design proced따'es and excellent
for high-frequency perfonnance, have been discussed and verified. New techniques for
the design of the basic building block, the operational σansconductance amplifier (OTA),
have been proposed with emphasis on 파Ie하ity， linear input range, frequency response,
and common-mode feedback. New design techniques for the filtering system operating at
a frequency range of several tens, even several hundreds, of megah하tz have also been
shown, with special attention paid to considerations for the high-frequency effects of
parasitics. All circuits have been fabricated and evaluated experimentall5'.
For the design consideration of 피ne윈ity and linear input range of an OTA,
several new techniques were proposed in this thesis. One technique connects two CMOS
cross-coupled pairs by DC voltage shifting stages [262] so that the non-linearity of the
MOSFETs can be canceled. πIe OTA designed by this technique has very good파Ie따ity
over a relatively small input range. In order to increase the input range, the P-channel
σ'ansistors used in CMOS cross-coupled뼈rs are replaced by N-channel transistors, so
that the resulting OTA has very g，α퍼파1않rity over a large input range. The only problem
is that its common-mode rejection ratio to unsymmetrical inputs is relatively poor. For
improving common-mode rejection 뻐d power consumption, another new technique,
called current addition, was proposed, which is based on a multiple깅ifferential-pairs
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structure. With this technique, the new OTA has glα와 linearity over a large input range
and high common-mode rejection ratio, but its perfonnance seems relatively sensitive to
process tolerances. A way to reduce this sensitivity is to use the current subtraction tech-
nique, but the linear input range is reduced. Generally spe~g ， different OTAs have버f­
ferent advantages, so it is necess따Y to select appropriate OTAs for different applications.
For the design consideration of common-mode rejection 뻐d power supply rejec-
tion of an OTA, the fully-balanced circuit structure is used. In addition, this structure
h터ps to reduce the DC offset, to improve hannonic distortion, to enlarge the dynamic
output range, and to minimize noise. With this파ndofsσucture ， common-mode feedback
(CMF) circuits must be employed to stabilize the output DC voltage. Cuπ'ently ， most
existing CMF circuits for op-amps cannot be directly used for OTAs because of the
interaction between the operation of CMF circuits and OTA tu띠ng. In order to reduce
the impact of this problem, three new CMF circuits were designed: One has very simple
ciπuitry with an acceptable DC offset, one has a zero DC offset with an acceptable
reduction in the bandwidth, and the last one has a good perfonnance but is only suitable
for small output swing. Two of these ciπuits were used in the OTAs and filters designed
in this thesis and their perfonnance verified.
For consideration of frequency response, a new process, instead of AC compensa-
tion technique, was used in this thesis. Since an OTA is a current-m때e 뻐lplifier， its
bandwidth is much larger than that of an op-amp. 만lerefore ， an AC compensation tech-
nique does not help much. In this thesis, GaAs MESFET technology was chosen for
designing the닮st reported GaAs OTA.
In order to improve the low output impe없nce of GaAs MESFETs, a new tech-
nique for output im앨dance enhancement was presented, which is based on the self-
bootstrapping technique with some modification for reducing the large output capaci-
tance. In order to design the OTA with only N-ehannel 없AsMES많T， a new tuning
216
method was proposed,which is totally different from the traditional meth여 for tuning in
CMOS OTAs. Finally, in order to overcome the problem of small input swing of a MES-
FET,a digital tu띠ng scheme was introduced. With these approaches, a 7-0Hz OTA with
파Ie따ity， output 파Ipe없nce， and tuning perfonnance comparable to those of a CMOS
OTA was designed.
With the new OTAs, filters were designed as applications and test vehicles of the
OTAs. Because the design procedures for 없nsconductance-C filter, cascade and LC
ladder approaches, are well known, the design consideration 피 야tis thesis is focussed on
reducing the high-frequency effects of parasitics. A new design method was proposed for
thisp따pose ， so that the designed filters have the highest obtainable frequency response.
Using CMOS OTAs built by the techniques of current addition 삐dcuπent sub-
traction, two high-frequency filte'π were designed: A 20-MHz third-order elliptic filter
was simulated as an LC ladder structure in 2-pm CMOS technology, and a 4-MHz sixth-
order cascade Bessel filter was designed in 3.5-pm CMOS technology. With the GaAs
OTA, a 1-0Hz OaAs inductor was designed using a new design procedure for achieving
the highest obtainable frequency response. Also, a OaAs 야Iird-order elliptic filter with
200-MHz bandwidth was designed to show the perfonnance of the transconductance-C
system at very high frequencies.
In order to verify the designs, the OTAs and filters were laid out with design
emphasis on three categories: parasitics, process tolerances, and reliability. 깐Ie methods
used in the layout design for reducing the parasitics and process tolerances and for
increasing the reliability were presented. πIe circuits were fab꾀cated through MOSIS,
Allegro Microsystems, Inc., and TriQuint Semiconductor, Inc.
All chips were measured with an experimental setup built for reducing high-
frequency effects caused by wires and contacts. ’The OTA with the cuπent addition tech-
nique and the filter builtwith these OTAs, which were laid out at PSU and fabricated via
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MOSIS, worked very well and the expe더mental results are very close to the simulation
results. This means that the parasitics in these circuits are controlled in an acceptable
range. πIe CMOS OTA with current subtraction, laid out and fabricated by Allegro
Microsystems, Inc., also worked well, but, the corresponding sixth-order Bessel filter did
not work under normal conditions because of a layout error. With a speci외 method pro-
posed to overcome the layout error, the obtained experime뼈1 results were not very accu-
rate,but were gO(삐 enough to ve더fy the filter design. For the GaAs OTA, the DC perfor-
mance was easy to test by experiment. But, due to the lack of a GaAs filter built on a
chip, the AC perfonnance could not be obtained. Although a very good AC test system
was set up, the lack ofhigh-frequency equipment became a bottleneck. Consequently, the .
AC performance of the않As OTA was only verified up to 100 MHz.
’The circuit with the most complete results is the OTA built in the current addition
technique. 'rhis OTA is the most robust and, currently, is used by the analog design
group at PSU as a basic building block for design automation of analog filters [16이.
For future work, a further step is to fabricate the 200 MHZ GaAs filter and to find
appropriate equipment for measurement. 깐Ie results will be very interesting and atσac­
tive for future research in the :field of high-frequency analog system designs.
Another interesting task for further research is to design 때 OTA with a simpler
structure, which is the only design consideration not addressed in this thesis. Basically,
improvements in linearity w피 increase the complexity of the OTA structure, but there
must be a σ'adeoff point between파l않rity and complexity; Building an OTA with accept-
able line따ity in a simple structure is very important and interesting 없sk.
암Ie design of a system with low power dissipation is a very important task, and,
as mentioned earlier, the OTA with multiple differential pairs is a good candidate. So, to
simulate the OTA with multiple differential p떠rs for low power supplies and to find out
the lower-limit of power supplies for this OTA is of interest
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To date, OTAs and OTA-based systems have been designed in CMOS, Bipolar,
BiCMOS, and GaAs technologies. Because the different technologies have dis파lct
advantages, such as current drive, parasitics, process tolerances, and cost, to find out
which technology is the most suitable for the design of OTAs for given applications is a
very interesting topic for further research.
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A.l MOSIS PARAMETRIC TEST RESULTS
RUN: NllB I BARBARA....파LEN
’TE따iNOLOGY: SCNA
VENDOR: ORBIT’
행Aπ재ESIZE: 2.아1m
A.l.I. INTRODUCTION
π피s report contains the lot average results obtained by MOSIS from measure-
ments of the MOSIS test structures on the selected wafers of this fabrication lot. ’The
SPICE LEVEL 2 parameters obtained from similar measurements on these wafers are
also attached.
A.l.2. TRANSISTOR PARAMETERS:
PARAMETERS: W/L N-CHANNEL P-CHANNEL UNITS
Vth (Vds=.05V) 3/2 .886 -.959 v
Vth (Vds=.05V) 18/2 .816 -.941 v
Idss (vgds=5V) 18/2 2683.0 -1334.0 뻐
Vpt (ld=l.매A) 18/2 15.02 -15.55 v
Vth (Vds=.05V) SO/50 .836 -.911 v
Vbkd (lj=l.이lA) SO/50 15.0 -16.5 v
Kp (Uo*Cox/2) SO/50 25.1 10.56 뻐/V2
Gamma SO/50 .186 .652 Vl12
Delta Length .325 .502 pm
Delta Width .178 .331 pm
COM~IENTS: These parameters seem normal.
A.1.3. FIELD OXIDE TRANSIS’TOR PARAMETERS:
TRANSIS’TOR SOURCE/DRAIN SOURCE/DRAIN
PARAMETERS: GA1E+N ACTIVE P+AC’rIVE UNITS
Vth (vb양O，I=lpA) Poly 17.3 -14.1 v
Vth (Vb양O，I=lpA) M밍외1 20.4 -23.1 v
Vth (Vb양O，I=lpA) Metal2 20.5 -23.2 v
COMMENTS: These parameters seem nonnal.
A.l.4. CIRCUIT PARAMETERS:
~
CIRCUIT PARAMETERS: V외U않
Vinv, K= 1 2.10 V
Vinv, K= 1.5 2.30 V
Vlow, K=2.0 0.00 V
Vhigh,K= 2.0 4.99 V
Vinv, K=2.0 2.45 V
Gain, K=2.0 -11.76
Ring Oscillator Frequency 31.48 MHz (31 stages@ 5.0V)
COMMENTS: The피19 oscillator frequency is typical.
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A.l.5. PROCESS PARAMETERS:
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PROCESS N P N P METAL MET.따‘ POLY
PARAMETERS: POLY POLY DπF DIFF 1 2 2 UNITS
SheetResis뻐nee 21.0 20.9 29.5 64.9 .048 .따5 19.7 Ohm/sq
Width Variation -.277 -.260 .293 .042 -.162 .011 -.178 pm
Contact Resist. 8.68 8.84 20.15 125.6 ---- .031 8.91 Ohms
Gate Oxide Tox: -_. ._--
---- 383 ..-- ._- .... Angst.
COMMENTS: πlese p따ameters seem normal.
A.l .6. CAPACITANCE PARAMETERS:
CAPACITANCE N P MET.따‘ MET.따‘ POLY
PARAMETERS: POLY DπF DIFF 2 2 UNITS
Area Cap (Layer to subs) .054 .109 .323 .027 .016
----
iF.싸m 2
Area Cap (Layer to Poly) ._-.
----
..- .041 .021 .455 iF.ψm2
Area Capα.ayer to Metall) _._.
----
._-
---
.036 .041 iF.μm2
F미1geC뼈 α.ayer to subs) _._. .450 .330 --- --- ---- iF.ψm
COMMJ댄TS: Thesep따'8.Illeters seem normal.
A.l.7. NllB SPICELEV맘J 2 PARAMETERS
MODEL CMOSN NMOS LEVEL=2 LD=O.224977U TOX=39 1.αmα)()E- lO
+ NSUB=9.632380E+14VTO콰.812774 KP=5.32H뻐E-05 GAMMA=O.19992
+ PHI=O.6 UO=603 UEXP=7.920621E-02 UCRπ'=5589.43
+ DELTA=1.94145 VMAX=61431.5XJ=O.25아)()()U LAMBDA=1.968774E-02
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+ NFS=9.880855E+ll NEFF=1 NSS= 1.αm아)()E+10TPG= 1.αX뻐m
+RSH=29.62α)()() CGDO=2.980350E-1O CGS0=2.980350E-1O CGB0=7.313744E-1O
+CJ=9.84α뻐E-05 MJ=O.769300 CJSW=4.455아삐iE-I0MJSW=O.290620 PB=O.8α뻐m
* Weff =Wdrawn - Delta_W,and the suggested Delta_W is 0.27 um
MODEL CMOSP PMOS LEVEL=2 LD=O.224676U TOX=39 1.α뻐뼈iE-1O
+ NSUB=1.052030E+16 VTO=-0.969807 KP=1.996000E-05 GAMMA=O.6691
+ pm=O.6 UO=226 UEXP=O.256135 UCRIT=61656.4
+DELTA=O.517267 VMAX=1 아)()()() XJ=O.25(뻐JOU LAMBDA=5.203973E-02
+NFS= 1.아m아JOE+ll NEFF=1.001 NSS= l.αmαX>E+10 TPG=-I.αmαm
+RSH=66.24α)()() CGDO=2.976363E-1O CGSO=2.976363E-I0 CGBO=7.957415E-I0
+CJ=3.252아)()E-04 MJ=0.566330 CJSW=3.172900E-I0 MJSW=O.314400 PB=O.8아뻐m
* Weff =Wdrawn - Delta_W, and the suggested Delta_W is 0.53 um
A.2. THE GaAs QED PROCESS PARAMETERS
model qed2 subckt: nodes=(drain,gate,source) krs=1374 krd=1374 areads=O.64
areadg=0.36 w n=1 g없na=O.058 del없=0.56 coef=0.5
fctl=168/(w*n)
delc=delta*fctl
are떼l=w*n
dgsa=areads*(w+1)*n
dgda=areadg*(w+1)*n
rddr없n idsp r: r=krs/(w*n)
rs 3 source r: r=krdl(w*n)
cds drain 잉urce c: c=O.3f+w*0.lf
dgs gate 3 d: area=dgsa is=2.63e-15 n=I .13 cjo=2.2e-15 pb=0.4 m=0.5 fc=O
dgd gate idsn d: area=dgda is=2.63e-15 n=I .13매o=2.2e-15 pb=O.4 m=O.5 fc=O
evgs 13 gate 3 2 3 vevs: p1=coefp2=coef*g없18.
eel 100 idsp idsn idsn 2 eees: p4=1
riO 10 0 r: r=1
vel 3 idsn 2 310 0 vees: 따=d려C
j12 1 3 j훨t: area=are떼11am뼈a=O vto=-Q.35 beta=4.72e-4 is=le-30
없방E 잊e겐2
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APPENDIXB
PIN ASSIGNMENTS OF 다lIPS
B.t PIN ASSIGNMENTS FOR MOSIS당IIP
pin Des따iption
1- 2 Outputs of the unus때 OTA
3 Bias voltage to the buffer of the filter with 20 MHZ
4 VDD of the unused OTA
5-6 Outputs of the filter with 20 MHZ
7 VI (1) ofthe filter with 20 MHZ
8 VC(2) of the filter with 20 MHZ
9 VDD of the filter with 20 MHZ
10 Bias current of the filter with 20 MHZ
11 V2(3) ofthe filter with 20 MHZ
12 Vss of the filter with 20 MHZ
13 -14 Inputs of the filter with 20 MHz
15 VloftheOTA
16 VDD oftheOTA
17 Vc oftheOTA
18 -19 Inputs of the OTA
20 Biasc‘nrent of the OTA
21 -V1(1) of the OTA
22 V2oftheOTA
23 -24 Outputs of the OTA
25-26 Inputs of the filter with 12 MHZ
27 Biasc띠rent of the filter with 12 MHZ
247
248
28 V2 of the filter with 12 MHZ
29 -V1 of the both filters (shared)
30 Vss ofthe filter with 12 MHZ
31 VDD of the filter with 12 MHZ
32 Vc of the filter with 12 MHZ
33 - 34 Outputs of the filter with 12 MHZ
35 Vss ofboth used and unused OTAs (shared)
36 V 1 of the filter with 12 MI-~
37 Bias voltage to the buffer of the filter with 12 MHZ
38 - 39 Inputs of the unused OTA
40 Vc of the unused OTA
Note (1) Viand -V1 are the bias voltage to the output stage of the OTA.
(2) Vc is the control voltage to phase compensation in the OTA.
(3) V2 is the bias voltage to the common-mode feedback circuit of the OTA.
B.2. PIN ASSIGNMENTS FOR DABIC CHIP
Pin Description
1-7 unused
8 - 9 Outputs of sixth-order filter with subσaction
10 Grounds of all circuits with subtraction
11 -12 Bandpass outputs of second-order biquad with subtraction
13 Vee of second-order biquad with subtraction
14 Bias current of second-order biquad with subtraction
15 - 16 Inputs of second-order biqu때 with subσ'action
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17 -18 Lowpassouφutsof second-order biquad with subσaction
19 Vee of OTA with subtraction
20,24 Outputs of OTA with subtraction
21 Bias current of OTA with subtraction
22-23 Inputs ofOTA with subσaction
25,27 Inputs of sixth-order filter with subtraction
26 Bias 대.rrent of sixth-order filter with subπ'action
28 Vee of sixth-order filter with subtraction
29-41 unused
42 Vee of sixth-order filter with addition
43,45 Inputs of sixth-order filter with addition
44 Bias current of sixth-order filter with addition
46,50 Outputs of OTA with addition
47 -48 Inputs ofOTA with addition
49 Bias CUITent of OTA with addition
51 Vee of OTA with addition
52- 53 Lowpassouφuts of second-order biquad with addition
54- 55 Inputs of second-order biquad with addition
56 Bias current of second-order biquad with addition
57 Vee of second-order biquad with addition
58- 59 Bandpass outputs of second-order biquad with addition
60 Groundsof외I circuits with addition
61- 62 Outputs of sixth-order filter with addition
63-68 unused
B.3. PIN ASSIGNMENTS FOR QED 타liP
pin Description
1,22,23,44 Vss
2,4,5, 10, Unused
3,6,9, 14 Ground
7-8 Bias voltage to q17
11, 12, 33, 34 Vee with 5V
13, 19 Bias voltage for digital tuning
15 Bias voltage for analog tuning
16, 18 Differential inputs
17,20, 25,28 Ground
21 Bias voltage to q7 and q8
24,26, 27 Vee with lO V
29, 30, 32,35 Unused
31, 36, 39,42 Ground
37,41, 43 Unused
38,40 Differential ouφuts
250
